← Commit history

xl7660: factory component page (tier=lcsc)

Ray ·780e340d95 · ·parent f439435
1 file changed +116−8
page.json+116−8
@@ -1,13 +1,126 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "xl7660",+  "title": "XL7660",+  "brief": "XINLUDA DC-DC Converters, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "XINLUDA DC-DC Converters, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "pmic",     "xl7660"   ],+  "component": {+    "mpn": "XL7660",+    "manufacturer": "XINLUDA",+    "package": "SOIC-8",+    "pin_count": 8,+    "category": "PMIC",+    "subcategory": "DC-DC Converters",+    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/091ad7187256c9195b351b850160482d.pdf",+    "parts": {+      "symbol": "xl7660.kicad_sym",+      "footprint": "xl7660.kicad_mod",+      "model_3d": "xl7660.glb",+      "model_3d_step": "xl7660.step",+      "lbr": "xl7660.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "BOOST",+        "type": "input",+        "description": "Frequency Boost input. Tying BOOST to V+ bypasses the internal divide-by-2 counter, raising the oscillator switching frequency (typ. 15 kHz vs 5 kHz at V+ = 5V) to reduce output impedance when smaller capacitors are used. Leave open for normal (divided) operation."+      },+      {+        "number": "2",+        "name": "CAP+",+        "type": "passive",+        "description": "Positive terminal of the external charge-pump 'flying' capacitor C1 (typ. 10 \u00b5F electrolytic). Internally driven by the P-channel switch S1 and N-channel switch S2 that alternately connect this node to V+ and GND during each oscillator half-cycle."+      },+      {+        "number": "3",+        "name": "GND",+        "type": "power_in",+        "description": "Device ground / 0 V reference. Substrate return for the internal switches S2 and S3 and for the external charge-pump / reservoir capacitors."+      },+      {+        "number": "4",+        "name": "CAP-",+        "type": "passive",+        "description": "Negative terminal of the external charge-pump 'flying' capacitor C1. During the transfer half-cycle the internal N-channel switches S3/S4 shift C1's charge onto the reservoir capacitor C2 at VOUT. An external Schottky diode from VOUT to CAP- may be added to guarantee latch-up free operation in some applications."+      },+      {+        "number": "5",+        "name": "VOUT",+        "type": "power_out",+        "description": "Negative charge-pump output. Delivers VOUT \u2248 -V+ into an external reservoir capacitor C2 (typ. 10 \u00b5F). Output source resistance is typ. 55 \u03a9 at V+ = 5V, IOUT = 20 mA. Can also be reconfigured externally as a voltage doubler output."+      },+      {+        "number": "6",+        "name": "LV",+        "type": "input",+        "description": "Low-Voltage operation select. Tie LV to GND for supply voltages of 2.0 V to 3.5 V to bypass the internal series regulator and improve low-voltage performance. For V+ from 3.5 V to 10 V leave LV floating (open) to keep the regulator engaged and prevent latch-up. Absolute input range: -0.3 V to V+ + 0.3 V; ILV max 25 \u00b5A."+      },+      {+        "number": "7",+        "name": "OSC",+        "type": "bidirectional",+        "description": "Oscillator node. Free-running with a nominal 10 kHz frequency at V+ = 5 V when left open (internal ~5 pF plus stray). Adding an external capacitor COSC to GND lowers fOSC; the pin may also be over-driven by an external clock. Input range: (V+ - 5.5 V) to (V+ + 0.3 V) when V+ > 5.5 V."+      },+      {+        "number": "8",+        "name": "V+",+        "type": "power_in",+        "description": "Positive supply input, 2 V to 10 V operating range (absolute max +10.5 V). Powers the oscillator, level translator, internal regulator and the four MOS charge-pump switches. Typical quiescent supply current is 40 \u00b5A (no load) at 5 V."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://datasheet.lcsc.com/datasheet/pdf/091ad7187256c9195b351b850160482d.pdf",+        "pages": 17,+        "sha256": "80e0bc7d028cdd92",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "XINLUDA",+      "Package": "SOIC-8",+      "Category": "PMIC",+      "Pins": "8"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "xl7660"+  ],+  "discovery_pitch": "XL7660 (XINLUDA) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +138,5 @@     "docs/xl7660-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file