component
XL7046E1
Public Made by Adomby adom
XLSEMI DC-DC Converters, ESOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
xl7046e1: factory component page (tier=mfr)
3 files changed
+28−25
README.md+9−9@@ -8,15 +8,15 @@ XL7046E1 from XLSEMI, in a ESOP-8. Pinout and pin descriptions extracted from th | Pin | Name | Type | Function | |---|---|---|---|-| 1 | CSN | input | Current Sense Negative terminal. Connects to the low side of the external current-sense resistor R3 (typ. 0.075 Ω for VOUT ≤ 5V, 0.082 Ω for VOUT > 5V) used to program the switch current limit (typ. 1.1 A). |-| 2 | CSP | input | Current Sense Positive terminal. Connects to the high side of the external current-sense resistor for the internal over-current-sense (OCS) comparator that enforces the switch current limit. |-| 3 | VC | passive | Internal voltage regulator bypass capacitor pin. In a typical application, connect a 1 µF capacitor from VC to VIN to decouple the internal bias regulator. |-| 4 | VIN | power_in | Supply voltage input pin. The XL7046 operates from 8V to 80V DC (absolute max 90V). Bypass VIN to GND with a suitably large capacitor (e.g. 47 µF/100V) to eliminate input noise. |-| 5 | SW | output | Power switch output pin. This is the switch node that supplies power to the output through the external inductor and freewheeling Schottky diode. The exposed pad is electrically SW. Absolute rating -0.3V to VIN. |-| 6 | EN | input | Enable pin (TTL shutdown). Drive EN high (≥2V) to turn the device OFF; drive low (≤1V) or connect to GND to enable the regulator. Floating defaults low (enabled). Absolute rating -0.3V to 20V. |-| 7 | GND | power_in | Ground pin. Care must be taken in layout: this pin should be placed outside of the Schottky diode to output-capacitor ground path to prevent switching current spikes from inducing voltage noise into the XL7046. |-| 8 | FB | input | Feedback pin. Through an external resistor divider, FB senses the output voltage and regulates it to the 1.25V feedback threshold. VOUT = 1.25 × (1 + R2/R1). Absolute rating -0.3V to 5V. |-| 9 | EP | output | Exposed thermal pad on the underside of the SOP8-EP package. Electrically connected to the SW node (per Figure 2 note 'The Exposed PAD is SW'). Must be tied to the SW copper island on the PCB for heat dissipation. |+| 1 | CSN | input | Current Sense Negative terminal. Connects to the load-side of the external current-sense resistor R3 (typ. 0.075 Ω for VOUT ≤ 5V, 0.082 Ω for VOUT > 5V) for the internal over-current comparator (OCS). |+| 2 | CSP | input | Current Sense Positive terminal. Connects to the SW-side of the external current-sense resistor R3 and pairs with CSN to feed the internal over-current sense amplifier (75 mV threshold). |+| 3 | VC | passive | Internal Voltage Regulator Bypass Capacity. In a typical application, VC connects a 1 µF bypass capacitor to VIN to decouple the internal LDO that powers control circuitry. |+| 4 | VIN | power_in | Supply Voltage Input Pin. Operates from 8V to 80V DC (absolute max 90V). Bypass VIN to GND with a suitably large capacitor (e.g. 47 µF/100V) to eliminate input noise; VIN UVLO ≈ 6V. |+| 5 | SW | output | Power Switch Output pin. Drain of the internal HV P-channel MOSFET (Rds(on) typ. 270 mΩ) that supplies the inductor/Schottky node. SW is also connected to the Exposed PAD for thermal dissipation. |+| 6 | EN | input | Enable pin, TTL-compatible. Drive EN high (>2V) to turn the device OFF, drive it low (<1V) or tie to GND to enable the regulator. Floating defaults low (enabled). Abs max 20V. |+| 7 | GND | power_in | Ground pin. Must be placed outside the Schottky-diode-to-output-capacitor ground path so switching current spikes do not induce voltage noise into the XL7046. |+| 8 | FB | input | Feedback pin. Through an external resistor divider, FB senses the output voltage and regulates it against the internal 1.25V reference (VOUT = 1.25 × (1 + R2/R1)). |+| 9 | EP | output | Exposed thermal PAD on the bottom of the SOP8-EP package. Electrically connected to SW (switch node) per the datasheet, not to GND. Solder to a copper pour tied to the SW net for thermal relief. | ## Key specifications
page.json+10−13@@ -32,55 +32,55 @@ "number": "1", "name": "CSN", "type": "input",- "description": "Current Sense Negative terminal. Connects to the low side of the external current-sense resistor R3 (typ. 0.075 Ω for VOUT ≤ 5V, 0.082 Ω for VOUT > 5V) used to program the switch current limit (typ. 1.1 A)."+ "description": "Current Sense Negative terminal. Connects to the load-side of the external current-sense resistor R3 (typ. 0.075 \u03a9 for VOUT \u2264 5V, 0.082 \u03a9 for VOUT > 5V) for the internal over-current comparator (OCS)." }, { "number": "2", "name": "CSP", "type": "input",- "description": "Current Sense Positive terminal. Connects to the high side of the external current-sense resistor for the internal over-current-sense (OCS) comparator that enforces the switch current limit."+ "description": "Current Sense Positive terminal. Connects to the SW-side of the external current-sense resistor R3 and pairs with CSN to feed the internal over-current sense amplifier (75 mV threshold)." }, { "number": "3", "name": "VC", "type": "passive",- "description": "Internal voltage regulator bypass capacitor pin. In a typical application, connect a 1 µF capacitor from VC to VIN to decouple the internal bias regulator."+ "description": "Internal Voltage Regulator Bypass Capacity. In a typical application, VC connects a 1 \u00b5F bypass capacitor to VIN to decouple the internal LDO that powers control circuitry." }, { "number": "4", "name": "VIN", "type": "power_in",- "description": "Supply voltage input pin. The XL7046 operates from 8V to 80V DC (absolute max 90V). Bypass VIN to GND with a suitably large capacitor (e.g. 47 µF/100V) to eliminate input noise."+ "description": "Supply Voltage Input Pin. Operates from 8V to 80V DC (absolute max 90V). Bypass VIN to GND with a suitably large capacitor (e.g. 47 \u00b5F/100V) to eliminate input noise; VIN UVLO \u2248 6V." }, { "number": "5", "name": "SW", "type": "output",- "description": "Power switch output pin. This is the switch node that supplies power to the output through the external inductor and freewheeling Schottky diode. The exposed pad is electrically SW. Absolute rating -0.3V to VIN."+ "description": "Power Switch Output pin. Drain of the internal HV P-channel MOSFET (Rds(on) typ. 270 m\u03a9) that supplies the inductor/Schottky node. SW is also connected to the Exposed PAD for thermal dissipation." }, { "number": "6", "name": "EN", "type": "input",- "description": "Enable pin (TTL shutdown). Drive EN high (≥2V) to turn the device OFF; drive low (≤1V) or connect to GND to enable the regulator. Floating defaults low (enabled). Absolute rating -0.3V to 20V."+ "description": "Enable pin, TTL-compatible. Drive EN high (>2V) to turn the device OFF, drive it low (<1V) or tie to GND to enable the regulator. Floating defaults low (enabled). Abs max 20V." }, { "number": "7", "name": "GND", "type": "power_in",- "description": "Ground pin. Care must be taken in layout: this pin should be placed outside of the Schottky diode to output-capacitor ground path to prevent switching current spikes from inducing voltage noise into the XL7046."+ "description": "Ground pin. Must be placed outside the Schottky-diode-to-output-capacitor ground path so switching current spikes do not induce voltage noise into the XL7046." }, { "number": "8", "name": "FB", "type": "input",- "description": "Feedback pin. Through an external resistor divider, FB senses the output voltage and regulates it to the 1.25V feedback threshold. VOUT = 1.25 × (1 + R2/R1). Absolute rating -0.3V to 5V."+ "description": "Feedback pin. Through an external resistor divider, FB senses the output voltage and regulates it against the internal 1.25V reference (VOUT = 1.25 \u00d7 (1 + R2/R1))." }, { "number": "9", "name": "EP", "type": "output",- "description": "Exposed thermal pad on the underside of the SOP8-EP package. Electrically connected to the SW node (per Figure 2 note 'The Exposed PAD is SW'). Must be tied to the SW copper island on the PCB for heat dissipation."+ "description": "Exposed thermal PAD on the bottom of the SOP8-EP package. Electrically connected to SW (switch node) per the datasheet, not to GND. Solder to a copper pour tied to the SW net for thermal relief." } ], "provenance": {@@ -144,8 +144,5 @@ "docs/xl7046e1-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": {- "public": true- }+ ] }
xl7046e1.lbr+9−3@@ -50,7 +50,7 @@ <layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/> </layers> <library>-<description></description>+<description>XLSEMI DC-DC Converters, ESOP-8</description> <packages> <package name="SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm"> <description>SOIC-8-1EP, 3.9 x 4.9 mm, 1.27 mm pitch</description>@@ -87,6 +87,7 @@ </packages> <symbols> <symbol name="XL7046E1">+ <description>XLSEMI DC-DC Converters, ESOP-8</description> <wire x1="-12.7" y1="7.62" x2="12.7" y2="7.62" width="0.254" layer="94"/> <wire x1="12.7" y1="7.62" x2="12.7" y2="-7.62" width="0.254" layer="94"/> <wire x1="12.7" y1="-7.62" x2="-12.7" y2="-7.62" width="0.254" layer="94"/>@@ -106,7 +107,7 @@ </symbols> <devicesets> <deviceset name="XL7046E1" prefix="U">- <description></description>+ <description>XLSEMI DC-DC Converters, ESOP-8</description> <gates> <gate name="G$1" symbol="XL7046E1" x="0" y="0"/> </gates>@@ -123,7 +124,12 @@ <connect gate="G$1" pin="GND" pad="7"/> <connect gate="G$1" pin="EN" pad="6"/> </connects>- <technologies><technology name=""/></technologies>+ <technologies>+ <technology name="">+ <attribute name="MPN" value="XL7046E1" constant="no"/>+ <attribute name="MANUFACTURER" value="XLSEMI" constant="no"/>+ </technology>+ </technologies> </device> </devices> </deviceset>