← Commit history

Initial commit: component/vps8505

Ray ·7876f9484b ·1mo ago
2 files changed +172
README.mdadded+43
@@ -0,0 +1,43 @@+# VPS8505++**VPSC** · Power Management - Specialized · SOT-23-6++VPS8505 from VPSC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VD1 | output | Complementary transformer driver output 1; LDMOS channel output with drain voltage rating to 24V and 1.7A current clamp limit. |+| 2 | VCC | power_in | Power supply input, 2.3-6V input voltage range; bypass to GND with 1µF capacitor placed close to device. |+| 3 | VD2 | output | Complementary transformer driver output 2; LDMOS channel output with drain voltage rating to 24V and 1.7A current clamp limit. |+| 4 | GND | power_in | Logic circuit and analog circuit ground reference. |+| 5 | EN | input | Active-high enable control pin for chip operation; chip disabled below 0.8V, enabled above 1.8V with internal 475kΩ pull-down resistor to GND. |+| 6 | CLK | input | External frequency synchronization input (100-1600 kHz); operates at internal frequency 363-485 kHz when held to GND to avoid external interference. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | VPSC |+| Package | SOT-23-6 |+| Category | Power Management (PMIC) |+| Pins | 6 |++## CAD (KiCad official)++- Symbol: `VPS8505`+- Footprint: `Package_TO_SOT_SMD:SOT-23-6`+- 3D model: SOT-23-6 (KiCad packages3D, STEP)+- 3D model files: `vps8505-etched.step` / `vps8505-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `vps8505.step` / `vps8505.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [VPSC datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589808134815444992) (14 pp, sha256 `83c1105c6e5b3422`, retrieved 2026-09-22, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/vps8505-datasheet.pdf)
page.jsonadded+129
@@ -0,0 +1,129 @@+{+  "slug": "vps8505",+  "version": "0.1.0",+  "type": "component",+  "description": "VPSC Power Management - Specialized, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "vps8505",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "vps8505.kicad_sym",+    "vps8505.kicad_mod",+    "vps8505.glb",+    "vps8505.step",+    "vps8505.lbr",+    "docs/hero.png",+    "docs/vps8505-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "VPS8505",+    "manufacturer": "VPSC",+    "package": "SOT-23-6",+    "pin_count": 6,+    "category": "Power Management (PMIC)",+    "subcategory": "Power Management - Specialized",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589808134815444992",+    "parts": {+      "symbol": "vps8505.kicad_sym",+      "footprint": "vps8505.kicad_mod",+      "model_3d": "vps8505-etched.glb",+      "model_3d_plain": "vps8505.glb",+      "model_3d_step": "vps8505-etched.step",+      "model_3d_step_plain": "vps8505.step",+      "lbr": "vps8505.lbr"+    },+    "distributor_links": {+      "lcsc": "C2986360"+    },+    "pins": [+      {+        "number": "1",+        "name": "VD1",+        "type": "output",+        "description": "Complementary transformer driver output 1; LDMOS channel output with drain voltage rating to 24V and 1.7A current clamp limit."+      },+      {+        "number": "2",+        "name": "VCC",+        "type": "power_in",+        "description": "Power supply input, 2.3-6V input voltage range; bypass to GND with 1µF capacitor placed close to device."+      },+      {+        "number": "3",+        "name": "VD2",+        "type": "output",+        "description": "Complementary transformer driver output 2; LDMOS channel output with drain voltage rating to 24V and 1.7A current clamp limit."+      },+      {+        "number": "4",+        "name": "GND",+        "type": "power_in",+        "description": "Logic circuit and analog circuit ground reference."+      },+      {+        "number": "5",+        "name": "EN",+        "type": "input",+        "description": "Active-high enable control pin for chip operation; chip disabled below 0.8V, enabled above 1.8V with internal 475kΩ pull-down resistor to GND."+      },+      {+        "number": "6",+        "name": "CLK",+        "type": "input",+        "description": "External frequency synchronization input (100-1600 kHz); operates at internal frequency 363-485 kHz when held to GND to avoid external interference."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-4-6",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 14,+        "cost_usd": 0.1421,+        "at": "2026-09-22T12:36:54"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589808134815444992",+        "pages": 14,+        "sha256": "83c1105c6e5b3422",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 6,+        "described": 6,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file