← Commit history

Initial commit: component/viper26hdtr

Ray ·2464ec8413 ·23h ago
2 files changed +301
README.mdadded+52
@@ -0,0 +1,52 @@+# VIPER26HDTR++**STMicroelectronics** · AC-DC Controllers And Regulators · SO-16++VIPER26HDTR from STMicroelectronics, in a SO-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | GND | power_in | Ground and MOSFET source, connecting the source of the internal power MOSFET and the controller ground reference. |+| 2 | GND | power_in | Ground and MOSFET source, connecting the source of the internal power MOSFET and the controller ground reference (same net as pin 1). |+| 3 | N.C. | unconnected | Not connected; this pin can be soldered to GND. |+| 4 | N.A. | passive | Not available for user; it is mechanically connected to the controller die pad and should be connected to GND (pins 1, 2) to improve noise immunity. |+| 5 | VDD | power_in | Controller supply with an external storage capacitor to GND; operating range 11.5 to 23.5 V, startup threshold VDDon 12 to 14 V, undervoltage shutdown VDDoff 7 to 9 V, and a ~0.1 µF bypass capacitor recommended close to the IC. |+| 6 | LIM | input | Drain current limitation; an external resistor to GND lowers the current limit below the default IDlim (0.66 to 0.74 A at 25 °C), a capacitor to GND must be below 470 nF, and the pin can be left open for the default limit. |+| 7 | FB | input | Direct feedback, the inverting input of the internal transconductance error amplifier referenced to 3.2 to 3.4 V (3.3 V typ.) with respect to GND; tying FB to GND disables the E/A in isolated designs. |+| 8 | COMP | passive | Compensation node, the output of the internal error amplifier, which uses an RC network to GND for loop stability; in isolated designs it is driven directly by the optocoupler, and the burst mode threshold VCOMPL is 1.1 V typ. |+| 9 | N.C. | unconnected | Not internally connected; must be left floating to ensure a safe clearance distance. |+| 10 | N.C. | unconnected | Not internally connected; must be left floating to ensure a safe clearance distance. |+| 11 | N.C. | unconnected | Not internally connected; must be left floating to ensure a safe clearance distance. |+| 12 | N.C. | unconnected | Not internally connected; must be left floating to ensure a safe clearance distance. |+| 13 | DRAIN | passive | MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation. |+| 14 | DRAIN | passive | MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation. |+| 15 | DRAIN | passive | MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation. |+| 16 | DRAIN | passive | MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | SO-16 |+| Category | Power Management (PMIC) |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `VIPER26HDTR`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SO-16 (KiCad packages3D, STEP)+- 3D model files: `viper26hdtr-etched.step` / `viper26hdtr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `viper26hdtr.step` / `viper26hdtr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588918026921631744) (34 pp, sha256 `396324b4060be48c`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/viper26hdtr-datasheet.pdf)
page.jsonadded+249
@@ -0,0 +1,249 @@+{+  "slug": "viper26hdtr",+  "version": "0.1.0",+  "type": "component",+  "description": "STMicroelectronics AC-DC Controllers And Regulators, SO-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "viper26hdtr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "viper26hdtr.kicad_sym",+    "viper26hdtr.kicad_mod",+    "viper26hdtr.glb",+    "viper26hdtr.step",+    "viper26hdtr.lbr",+    "docs/hero.png",+    "docs/viper26hdtr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "viper26hdtr-hero.glb",+    "viper26hdtr-hero.overlay.json"+  ],+  "component": {+    "mpn": "VIPER26HDTR",+    "manufacturer": "STMicroelectronics",+    "package": "SO-16",+    "pin_count": 16,+    "category": "Power Management (PMIC)",+    "subcategory": "AC-DC Controllers And Regulators",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588918026921631744",+    "parts": {+      "symbol": "viper26hdtr.kicad_sym",+      "footprint": "viper26hdtr.kicad_mod",+      "model_3d": "viper26hdtr-hero.glb",+      "model_3d_plain": "viper26hdtr.glb",+      "model_3d_step": "viper26hdtr-etched.step",+      "model_3d_step_plain": "viper26hdtr.step",+      "lbr": "viper26hdtr.lbr"+    },+    "distributor_links": {+      "lcsc": "C882655",+      "digikey": "VIPER26HDTR-ND",+      "mouser": "511-VIPER26HDTR"+    },+    "distributor_check": {+      "checked_at": "2026-10-08T19:56:46Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "VIPER26HDTR-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "511-VIPER26HDTR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "GND",+        "type": "power_in",+        "description": "Ground and MOSFET source, connecting the source of the internal power MOSFET and the controller ground reference."+      },+      {+        "number": "2",+        "name": "GND",+        "type": "power_in",+        "description": "Ground and MOSFET source, connecting the source of the internal power MOSFET and the controller ground reference (same net as pin 1)."+      },+      {+        "number": "3",+        "name": "N.C.",+        "type": "unconnected",+        "description": "Not connected; this pin can be soldered to GND."+      },+      {+        "number": "4",+        "name": "N.A.",+        "type": "passive",+        "description": "Not available for user; it is mechanically connected to the controller die pad and should be connected to GND (pins 1, 2) to improve noise immunity."+      },+      {+        "number": "5",+        "name": "VDD",+        "type": "power_in",+        "description": "Controller supply with an external storage capacitor to GND; operating range 11.5 to 23.5 V, startup threshold VDDon 12 to 14 V, undervoltage shutdown VDDoff 7 to 9 V, and a ~0.1 µF bypass capacitor recommended close to the IC."+      },+      {+        "number": "6",+        "name": "LIM",+        "type": "input",+        "description": "Drain current limitation; an external resistor to GND lowers the current limit below the default IDlim (0.66 to 0.74 A at 25 °C), a capacitor to GND must be below 470 nF, and the pin can be left open for the default limit."+      },+      {+        "number": "7",+        "name": "FB",+        "type": "input",+        "description": "Direct feedback, the inverting input of the internal transconductance error amplifier referenced to 3.2 to 3.4 V (3.3 V typ.) with respect to GND; tying FB to GND disables the E/A in isolated designs."+      },+      {+        "number": "8",+        "name": "COMP",+        "type": "passive",+        "description": "Compensation node, the output of the internal error amplifier, which uses an RC network to GND for loop stability; in isolated designs it is driven directly by the optocoupler, and the burst mode threshold VCOMPL is 1.1 V typ."+      },+      {+        "number": "9",+        "name": "N.C.",+        "type": "unconnected",+        "description": "Not internally connected; must be left floating to ensure a safe clearance distance."+      },+      {+        "number": "10",+        "name": "N.C.",+        "type": "unconnected",+        "description": "Not internally connected; must be left floating to ensure a safe clearance distance."+      },+      {+        "number": "11",+        "name": "N.C.",+        "type": "unconnected",+        "description": "Not internally connected; must be left floating to ensure a safe clearance distance."+      },+      {+        "number": "12",+        "name": "N.C.",+        "type": "unconnected",+        "description": "Not internally connected; must be left floating to ensure a safe clearance distance."+      },+      {+        "number": "13",+        "name": "DRAIN",+        "type": "passive",+        "description": "MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation."+      },+      {+        "number": "14",+        "name": "DRAIN",+        "type": "passive",+        "description": "MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation."+      },+      {+        "number": "15",+        "name": "DRAIN",+        "type": "passive",+        "description": "MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation."+      },+      {+        "number": "16",+        "name": "DRAIN",+        "type": "passive",+        "description": "MOSFET drain with 800 V minimum breakdown; the internal high-voltage current source sinks startup charging current from this pin, and PCB copper under the DRAIN pins is needed for heat dissipation."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-5-5",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: Datasheet describes pin 4 (N.A.) as not available for user and recommends connecting it to GND; KiCa; COMP is the output of the internal error amplifier but is used as a compensation node; type 'passive; Datasheet gives no KiCad ERC class for DRAIN; 'passive' is an inference based on it being a MOSFET d",+          "2/16 pins cited to the wrong page (name found elsewhere): ['11:N.C.@p2', '15:DRAIN@p2']"+        ],+        "pages_sent": 34,+        "cost_usd": 0.0978,+        "at": "2026-10-08T19:56:22"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588918026921631744",+        "pages": 34,+        "sha256": "396324b4060be48c",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "viper26hdtr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          9.9,+          1.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "viper26hdtr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          9.9,+          1.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "a732b3f785d4637f7710c04c4d7533704d2ac0d8445734115f16d1f22981e749",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file