component
ULN2001D1013TR
Public Made by Adomby adom
STMicroelectronics Darlington Transistor Arrays, SOIC-16. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+52@@ -0,0 +1,52 @@+# ULN2001D1013TR++**STMicroelectronics** · Darlington Transistor Arrays · SOIC-16++ULN2001D1013TR from STMicroelectronics, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | IN1 | input | TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 1, sets base drive for OUT1 (pin 16). |+| 2 | IN2 | input | TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 2, sets base drive for OUT2 (pin 15). |+| 3 | IN3 | input | TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 3, sets base drive for OUT3 (pin 14). |+| 4 | IN4 | input | TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 4, sets base drive for OUT4 (pin 13). |+| 5 | IN5 | input | TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 5, sets base drive for OUT5 (pin 12). |+| 6 | IN6 | input | TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 6, sets base drive for OUT6 (pin 11). |+| 7 | IN7 | input | TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 7, sets base drive for OUT7 (pin 10). |+| 8 | GND | power_in | Ground/common emitter reference for all seven Darlington drivers. |+| 9 | COM | passive | Common cathode connection for the internal free-wheeling suppression diodes, normally tied to the positive supply of the driven inductive load for clamping. |+| 10 | OUT7 | output | Open-collector Darlington output of channel 7, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9. |+| 11 | OUT6 | output | Open-collector Darlington output of channel 6, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9. |+| 12 | OUT5 | output | Open-collector Darlington output of channel 5, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9. |+| 13 | OUT4 | output | Open-collector Darlington output of channel 4, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9. |+| 14 | OUT3 | output | Open-collector Darlington output of channel 3, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9. |+| 15 | OUT2 | output | Open-collector Darlington output of channel 2, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9. |+| 16 | OUT1 | output | Open-collector Darlington output of channel 1, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | SOIC-16 |+| Category | Transistors/Thyristors |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `ULN2001D1013TR`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16 (KiCad packages3D, STEP)+- 3D model files: `uln2001d1013tr-etched.step` / `uln2001d1013tr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `uln2001d1013tr.step` / `uln2001d1013tr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586194547583946752) (17 pp, sha256 `3f4b34f77c1a6392`, retrieved 2026-09-29, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/uln2001d1013tr-datasheet.pdf)
page.jsonadded+191@@ -0,0 +1,191 @@+{+ "slug": "uln2001d1013tr",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Darlington Transistor Arrays, SOIC-16. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "transistors-thyristors",+ "uln2001d1013tr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "uln2001d1013tr.kicad_sym",+ "uln2001d1013tr.kicad_mod",+ "uln2001d1013tr.glb",+ "uln2001d1013tr.step",+ "uln2001d1013tr.lbr",+ "docs/hero.png",+ "docs/uln2001d1013tr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "ULN2001D1013TR",+ "manufacturer": "STMicroelectronics",+ "package": "SOIC-16",+ "pin_count": 16,+ "category": "Transistors/Thyristors",+ "subcategory": "Darlington Transistor Arrays",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586194547583946752",+ "parts": {+ "symbol": "uln2001d1013tr.kicad_sym",+ "footprint": "uln2001d1013tr.kicad_mod",+ "model_3d": "uln2001d1013tr-etched.glb",+ "model_3d_plain": "uln2001d1013tr.glb",+ "model_3d_step": "uln2001d1013tr-etched.step",+ "model_3d_step_plain": "uln2001d1013tr.step",+ "lbr": "uln2001d1013tr.lbr"+ },+ "distributor_links": {+ "lcsc": "C165966",+ "digikey": "497-2341-2-ND",+ "mouser": "511-ULN2001D1013TR"+ },+ "distributor_check": {+ "checked_at": "2026-09-29T16:20:02Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-2341-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "511-ULN2001D1013TR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "IN1",+ "type": "input",+ "description": "TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 1, sets base drive for OUT1 (pin 16)."+ },+ {+ "number": "2",+ "name": "IN2",+ "type": "input",+ "description": "TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 2, sets base drive for OUT2 (pin 15)."+ },+ {+ "number": "3",+ "name": "IN3",+ "type": "input",+ "description": "TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 3, sets base drive for OUT3 (pin 14)."+ },+ {+ "number": "4",+ "name": "IN4",+ "type": "input",+ "description": "TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 4, sets base drive for OUT4 (pin 13)."+ },+ {+ "number": "5",+ "name": "IN5",+ "type": "input",+ "description": "TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 5, sets base drive for OUT5 (pin 12)."+ },+ {+ "number": "6",+ "name": "IN6",+ "type": "input",+ "description": "TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 6, sets base drive for OUT6 (pin 11)."+ },+ {+ "number": "7",+ "name": "IN7",+ "type": "input",+ "description": "TTL/CMOS/PMOS/DTL compatible input to Darlington driver channel 7, sets base drive for OUT7 (pin 10)."+ },+ {+ "number": "8",+ "name": "GND",+ "type": "power_in",+ "description": "Ground/common emitter reference for all seven Darlington drivers."+ },+ {+ "number": "9",+ "name": "COM",+ "type": "passive",+ "description": "Common cathode connection for the internal free-wheeling suppression diodes, normally tied to the positive supply of the driven inductive load for clamping."+ },+ {+ "number": "10",+ "name": "OUT7",+ "type": "output",+ "description": "Open-collector Darlington output of channel 7, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9."+ },+ {+ "number": "11",+ "name": "OUT6",+ "type": "output",+ "description": "Open-collector Darlington output of channel 6, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9."+ },+ {+ "number": "12",+ "name": "OUT5",+ "type": "output",+ "description": "Open-collector Darlington output of channel 5, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9."+ },+ {+ "number": "13",+ "name": "OUT4",+ "type": "output",+ "description": "Open-collector Darlington output of channel 4, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9."+ },+ {+ "number": "14",+ "name": "OUT3",+ "type": "output",+ "description": "Open-collector Darlington output of channel 3, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9."+ },+ {+ "number": "15",+ "name": "OUT2",+ "type": "output",+ "description": "Open-collector Darlington output of channel 2, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9."+ },+ {+ "number": "16",+ "name": "OUT1",+ "type": "output",+ "description": "Open-collector Darlington output of channel 1, rated 500 mA continuous (600 mA peak) at up to 50 V, internally diode-clamped to pin 9."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586194547583946752",+ "pages": 17,+ "sha256": "3f4b34f77c1a6392",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 16,+ "described": 16,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}