← Commit history

Initial commit: component/ucc27322dgnr

Ray ·0103a3537e ·17h ago
2 files changed +251
README.mdadded+46
@@ -0,0 +1,46 @@+# UCC27322DGNR++**Texas Instruments** · Gate Drivers · MSOP-8-EP++UCC27322DGNR from Texas Instruments, in a MSOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VDD | power_in | Supply voltage power input; must be connected externally to pin 8; operating range 4.5 V to 15 V. |+| 2 | IN | input | Input signal of the driver which has logic compatible threshold and hysteresis. |+| 3 | ENBL | input | Enable input for the driver with logic compatible threshold and hysteresis; internally pulled up to VDD with 100 kΩ resistor for active high operation; output state is low when device is disabled regardless of input state. |+| 4 | AGND | power_in | Analog ground connected to PGND by single thick trace directly under device; requires 0.1-µF bypass capacitor between VDD (pin 1) and AGND; control circuit ground must be common with AGND. |+| 5 | PGND | power_in | Common ground for output stage connected very closely to source of power MOSFET; grounds separated to minimize ringing effects from output switching di/dt; requires low ESR, low ESL 0.1-µF capacitor between VDD (pin 8) and PGND. |+| 6 | OUT | output | Driver output that must be connected together externally to pin 7; capable of providing 9 A peak drive current to power MOSFET gate. |+| 7 | OUT | output | Driver output that must be connected together externally to pin 6; capable of providing 9 A peak drive current to power MOSFET gate. |+| 8 | VDD | power_in | Supply voltage power input; must be connected externally to pin 1; operating range 4.5 V to 15 V. |+| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | MSOP-8-EP |+| Category | Motor Driver ICs |+| Pins | 9 |++## CAD (KiCad official)++- Symbol: `UCC27322DGNR`+- Footprint: `Package_SO:MSOP-8-1EP_3x3mm_P0.65mm_EP1.5x1.8mm`+- 3D model: MSOP-8-EP (KiCad packages3D, STEP)+- 3D model files: `ucc27322dgnr-etched.step` / `ucc27322dgnr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ucc27322dgnr.step` / `ucc27322dgnr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/ucc27322) (40 pp, sha256 `17ac7e2393397c03`, retrieved 2026-10-07, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ucc27322dgnr-datasheet.pdf)
page.jsonadded+205
@@ -0,0 +1,205 @@+{+  "slug": "ucc27322dgnr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Gate Drivers, MSOP-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "motor driver ics",+    "ucc27322dgnr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ucc27322dgnr.kicad_sym",+    "ucc27322dgnr.kicad_mod",+    "ucc27322dgnr.glb",+    "ucc27322dgnr.step",+    "ucc27322dgnr.lbr",+    "docs/hero.png",+    "docs/ucc27322dgnr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "ucc27322dgnr-hero.glb",+    "ucc27322dgnr-hero.overlay.json"+  ],+  "component": {+    "mpn": "UCC27322DGNR",+    "manufacturer": "Texas Instruments",+    "package": "MSOP-8-EP",+    "pin_count": 9,+    "category": "Motor Driver ICs",+    "subcategory": "Gate Drivers",+    "datasheet": "https://www.ti.com/cn/lit/gpn/ucc27322",+    "parts": {+      "symbol": "ucc27322dgnr.kicad_sym",+      "footprint": "ucc27322dgnr.kicad_mod",+      "model_3d": "ucc27322dgnr-hero.glb",+      "model_3d_plain": "ucc27322dgnr.glb",+      "model_3d_step": "ucc27322dgnr-etched.step",+      "model_3d_step_plain": "ucc27322dgnr.step",+      "lbr": "ucc27322dgnr.lbr"+    },+    "distributor_links": {+      "lcsc": "C84155",+      "digikey": "296-41796-2-ND",+      "mouser": "595-UCC27322DGNR"+    },+    "distributor_check": {+      "checked_at": "2026-10-07T02:48:57Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-41796-2-ND",+        "status": "found"+      },+      "mouser": {+        "pn": "595-UCC27322DGNR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "VDD",+        "type": "power_in",+        "description": "Supply voltage power input; must be connected externally to pin 8; operating range 4.5 V to 15 V."+      },+      {+        "number": "2",+        "name": "IN",+        "type": "input",+        "description": "Input signal of the driver which has logic compatible threshold and hysteresis."+      },+      {+        "number": "3",+        "name": "ENBL",+        "type": "input",+        "description": "Enable input for the driver with logic compatible threshold and hysteresis; internally pulled up to VDD with 100 kΩ resistor for active high operation; output state is low when device is disabled regardless of input state."+      },+      {+        "number": "4",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground connected to PGND by single thick trace directly under device; requires 0.1-µF bypass capacitor between VDD (pin 1) and AGND; control circuit ground must be common with AGND."+      },+      {+        "number": "5",+        "name": "PGND",+        "type": "power_in",+        "description": "Common ground for output stage connected very closely to source of power MOSFET; grounds separated to minimize ringing effects from output switching di/dt; requires low ESR, low ESL 0.1-µF capacitor between VDD (pin 8) and PGND."+      },+      {+        "number": "6",+        "name": "OUT",+        "type": "output",+        "description": "Driver output that must be connected together externally to pin 7; capable of providing 9 A peak drive current to power MOSFET gate."+      },+      {+        "number": "7",+        "name": "OUT",+        "type": "output",+        "description": "Driver output that must be connected together externally to pin 6; capable of providing 9 A peak drive current to power MOSFET gate."+      },+      {+        "number": "8",+        "name": "VDD",+        "type": "power_in",+        "description": "Supply voltage power input; must be connected externally to pin 1; operating range 4.5 V to 15 V."+      },+      {+        "number": "9",+        "name": "EP",+        "type": "passive",+        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "exposed pad 9 added from the footprint"+        ],+        "pages_sent": 11,+        "cost_usd": 0.0968,+        "at": "2026-10-07T02:48:43"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/ucc27322",+        "pages": 40,+        "sha256": "17ac7e2393397c03",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 9,+        "described": 9,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "ucc27322dgnr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          4.9,+          3,+          0.96+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "43252be3beac8fd30ca9bfeb82a613fa01d5dffff9b22810c13a4655daafb5ee",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "ucc27322dgnr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          4.9,+          3,+          0.96+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "f5dd8bbe7dfe4f707514f0edfa6498fb350c0caf970c05e8da7abee75abc164d",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file