← Commit history

Initial commit: component/ucc21220dr

Ray ·058433bf5e ·3h ago
2 files changed +297
README.mdadded+52
@@ -0,0 +1,52 @@+# UCC21220DR++**Texas Instruments** · Isolators - Gate Drivers · SOIC-16++UCC21220DR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | INA | input | TTL/CMOS compatible input signal for A channel driver; pulled low internally if left open. |+| 2 | INB | input | TTL/CMOS compatible input signal for B channel driver; pulled low internally if left open. |+| 3 | VCCI | power_in | Primary-side supply voltage; requires local low ESR/ESL capacitor decoupling to GND. |+| 4 | GND | power_in | Primary-side ground reference for all primary-side signals. |+| 5 | DIS | input | Disable pin for both driver outputs; asserted high disables, low enables; pulled high internally if left open. |+| 6 | NC | unconnected | No internal connection. |+| 7 | NC | unconnected | No internal connection. |+| 8 | VCCI | power_in | Primary-side supply voltage internally shorted to pin 3; requires low ESR/ESL capacitor decoupling to GND. |+| 9 | VSSB | power_in | Ground for secondary-side driver B; ground reference for secondary side B channel. |+| 10 | OUTB | output | Output of driver B; connect to gate of B channel FET or IGBT. |+| 11 | VDDB | power_in | Secondary-side power for driver B; requires local low ESR/ESL capacitor decoupling to VSSB. |+| 12 | NC | unconnected | No internal connection. |+| 13 | NC | unconnected | No internal connection. |+| 14 | VSSA | power_in | Ground for secondary-side driver A; ground reference for secondary side A channel. |+| 15 | OUTA | output | Output of driver A; connect to gate of A channel FET or IGBT. |+| 16 | VDDA | power_in | Secondary-side power for driver A; requires local low ESR/ESL capacitor decoupling to VSSA. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-16 |+| Category | Power Management (PMIC) |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `UCC21220DR`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16 (KiCad packages3D, STEP)+- 3D model files: `ucc21220dr-etched.step` / `ucc21220dr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ucc21220dr.step` / `ucc21220dr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/ucc21220.pdf) (45 pp, sha256 `71440c65170dc667`, retrieved 2026-10-07, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ucc21220dr-datasheet.pdf)
page.jsonadded+245
@@ -0,0 +1,245 @@+{+  "slug": "ucc21220dr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Isolators - Gate Drivers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "ucc21220dr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "ucc21220dr.kicad_sym",+    "ucc21220dr.kicad_mod",+    "ucc21220dr.glb",+    "ucc21220dr.step",+    "ucc21220dr.lbr",+    "docs/hero.png",+    "docs/ucc21220dr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "ucc21220dr-hero.glb",+    "ucc21220dr-hero.overlay.json"+  ],+  "component": {+    "mpn": "UCC21220DR",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-16",+    "pin_count": 16,+    "category": "Power Management (PMIC)",+    "subcategory": "Isolators - Gate Drivers",+    "datasheet": "https://www.ti.com/lit/ds/symlink/ucc21220.pdf",+    "parts": {+      "symbol": "ucc21220dr.kicad_sym",+      "footprint": "ucc21220dr.kicad_mod",+      "model_3d": "ucc21220dr-hero.glb",+      "model_3d_plain": "ucc21220dr.glb",+      "model_3d_step": "ucc21220dr-etched.step",+      "model_3d_step_plain": "ucc21220dr.step",+      "lbr": "ucc21220dr.lbr"+    },+    "distributor_links": {+      "lcsc": "C2878023",+      "digikey": "296-52190-2-ND",+      "mouser": "595-UCC21220DR"+    },+    "distributor_check": {+      "checked_at": "2026-10-07T09:09:20Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-52190-2-ND",+        "status": "found"+      },+      "mouser": {+        "pn": "595-UCC21220DR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "INA",+        "type": "input",+        "description": "TTL/CMOS compatible input signal for A channel driver; pulled low internally if left open."+      },+      {+        "number": "2",+        "name": "INB",+        "type": "input",+        "description": "TTL/CMOS compatible input signal for B channel driver; pulled low internally if left open."+      },+      {+        "number": "3",+        "name": "VCCI",+        "type": "power_in",+        "description": "Primary-side supply voltage; requires local low ESR/ESL capacitor decoupling to GND."+      },+      {+        "number": "4",+        "name": "GND",+        "type": "power_in",+        "description": "Primary-side ground reference for all primary-side signals."+      },+      {+        "number": "5",+        "name": "DIS",+        "type": "input",+        "description": "Disable pin for both driver outputs; asserted high disables, low enables; pulled high internally if left open."+      },+      {+        "number": "6",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection."+      },+      {+        "number": "7",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection."+      },+      {+        "number": "8",+        "name": "VCCI",+        "type": "power_in",+        "description": "Primary-side supply voltage internally shorted to pin 3; requires low ESR/ESL capacitor decoupling to GND."+      },+      {+        "number": "9",+        "name": "VSSB",+        "type": "power_in",+        "description": "Ground for secondary-side driver B; ground reference for secondary side B channel."+      },+      {+        "number": "10",+        "name": "OUTB",+        "type": "output",+        "description": "Output of driver B; connect to gate of B channel FET or IGBT."+      },+      {+        "number": "11",+        "name": "VDDB",+        "type": "power_in",+        "description": "Secondary-side power for driver B; requires local low ESR/ESL capacitor decoupling to VSSB."+      },+      {+        "number": "12",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection."+      },+      {+        "number": "13",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection."+      },+      {+        "number": "14",+        "name": "VSSA",+        "type": "power_in",+        "description": "Ground for secondary-side driver A; ground reference for secondary side A channel."+      },+      {+        "number": "15",+        "name": "OUTA",+        "type": "output",+        "description": "Output of driver A; connect to gate of A channel FET or IGBT."+      },+      {+        "number": "16",+        "name": "VDDA",+        "type": "power_in",+        "description": "Secondary-side power for driver A; requires local low ESR/ESL capacitor decoupling to VSSA."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 12,+        "cost_usd": 0.0916,+        "at": "2026-10-07T09:09:04"+      },+      "datasheet": {+        "url": "https://www.ti.com/lit/ds/symlink/ucc21220.pdf",+        "pages": 45,+        "sha256": "71440c65170dc667",+        "source_tier": "mfr"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "ucc21220dr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          9.9,+          1.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "ucc21220dr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6,+          9.9,+          1.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "a6b70d4660a309ee43dc2e8d37eab3cae582b4a3f2421df2e844e331a0040382",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file