← Commit history

Initial commit: component/uc3845d

Ray ·c1d43f7c85 ·9h ago
2 files changed +245
README.mdadded+51
@@ -0,0 +1,51 @@+# UC3845D++**Texas Instruments** · AC-DC Controllers And Regulators · SOIC-14++UC3845D from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | COMP | output | Error amplifier compensation pin for external compensation network connection to modify output voltage and enable pulse-by-pulse current limiting with internal current limit control. |+| 2 | NC | unconnected | No connection. |+| 3 | VFB | input | Error amplifier inverting input with -2µA input bias current accepting feedback voltage maximum 2.58V for voltage-loop control and closed-loop output regulation. |+| 4 | NC | unconnected | No connection. |+| 5 | ISENSE | input | Primary-side current-sense input to PWM comparator accepting maximum 1.0V nominal with -10µA input bias current and 150-300ns propagation delay for OUTPUT pulse termination. |+| 6 | NC | unconnected | No connection. |+| 7 | RT/CT | bidirectional | Oscillator timing pin with 1.7V peak-to-peak amplitude; connect timing resistor (5kΩ minimum) from VREF and timing capacitor (1nF to 100nF) to GROUND for programmable frequency 100-500kHz using fOSC = 1.72/(RRT×CCT). |+| 8 | PWRGND | power_in | Power stage ground providing high-current return path for output driver stage; requires direct connection to IC power devices for low-impedance connection. |+| 9 | GROUND | power_in | Analog signal ground serving as low-impedance reference for control circuits and power return path when separate PWRGND is not available. |+| 10 | OUTPUT | output | Gate driver output capable of sourcing and sinking ±1A peak current with 25-150ns rise and fall time for direct MOSFET gate drive; actively held low when VCC below turn-on threshold. |+| 11 | VC | power_in | Bias power supply input for output gate driver stage (14-pin SOIC variant only); requires bypass capacitor value at least 10 times the main switch FET gate capacitance. |+| 12 | VCC | power_in | Device power supply input requiring 12V to 28V operating range; total supply current equals static ICC (11-17mA) plus average output driver current; requires 0.1µF ceramic bypass capacitor. |+| 13 | NC | unconnected | No connection. |+| 14 | VREF | power_in | 5V ±2% precision reference voltage output (4.9-5.1V for UC384x) with 180mA short-circuit current capability, 50μV output noise, and 0.1µF ceramic bypass capacitor required. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-14 |+| Category | Power Management (PMIC) |+| Pins | 14 |++## CAD (KiCad official)++- Symbol: `UC3845D`+- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`+- 3D model: SOIC-14 (KiCad packages3D, STEP)+- 3D model files: `uc3845d-etched.step` / `uc3845d-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `uc3845d.step` / `uc3845d.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/uc3842) (61 pp, sha256 `0f875fd24cbb5fda`, retrieved 2026-10-06, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/uc3845d-datasheet.pdf)
page.jsonadded+194
@@ -0,0 +1,194 @@+{+  "slug": "uc3845d",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments AC-DC Controllers And Regulators, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "uc3845d",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "uc3845d.kicad_sym",+    "uc3845d.kicad_mod",+    "uc3845d.glb",+    "uc3845d.step",+    "uc3845d.lbr",+    "docs/hero.png",+    "docs/uc3845d-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "uc3845d-hero.glb",+    "uc3845d-hero.overlay.json"+  ],+  "component": {+    "mpn": "UC3845D",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-14",+    "pin_count": 14,+    "category": "Power Management (PMIC)",+    "subcategory": "AC-DC Controllers And Regulators",+    "datasheet": "https://www.ti.com/cn/lit/gpn/uc3842",+    "parts": {+      "symbol": "uc3845d.kicad_sym",+      "footprint": "uc3845d.kicad_mod",+      "model_3d": "uc3845d-hero.glb",+      "model_3d_plain": "uc3845d.glb",+      "model_3d_step": "uc3845d-etched.step",+      "model_3d_step_plain": "uc3845d.step",+      "lbr": "uc3845d.lbr"+    },+    "distributor_links": {+      "lcsc": 1530206,+      "digikey": "296-11298-5-ND",+      "mouser": "595-UC3845D"+    },+    "distributor_check": {+      "checked_at": "2026-10-06T17:26:39Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-11298-5-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-UC3845D",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "COMP",+        "type": "output",+        "description": "Error amplifier compensation pin for external compensation network connection to modify output voltage and enable pulse-by-pulse current limiting with internal current limit control."+      },+      {+        "number": "2",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection."+      },+      {+        "number": "3",+        "name": "VFB",+        "type": "input",+        "description": "Error amplifier inverting input with -2µA input bias current accepting feedback voltage maximum 2.58V for voltage-loop control and closed-loop output regulation."+      },+      {+        "number": "4",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection."+      },+      {+        "number": "5",+        "name": "ISENSE",+        "type": "input",+        "description": "Primary-side current-sense input to PWM comparator accepting maximum 1.0V nominal with -10µA input bias current and 150-300ns propagation delay for OUTPUT pulse termination."+      },+      {+        "number": "6",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection."+      },+      {+        "number": "7",+        "name": "RT/CT",+        "type": "bidirectional",+        "description": "Oscillator timing pin with 1.7V peak-to-peak amplitude; connect timing resistor (5kΩ minimum) from VREF and timing capacitor (1nF to 100nF) to GROUND for programmable frequency 100-500kHz using fOSC = 1.72/(RRT×CCT)."+      },+      {+        "number": "8",+        "name": "PWRGND",+        "type": "power_in",+        "description": "Power stage ground providing high-current return path for output driver stage; requires direct connection to IC power devices for low-impedance connection."+      },+      {+        "number": "9",+        "name": "GROUND",+        "type": "power_in",+        "description": "Analog signal ground serving as low-impedance reference for control circuits and power return path when separate PWRGND is not available."+      },+      {+        "number": "10",+        "name": "OUTPUT",+        "type": "output",+        "description": "Gate driver output capable of sourcing and sinking ±1A peak current with 25-150ns rise and fall time for direct MOSFET gate drive; actively held low when VCC below turn-on threshold."+      },+      {+        "number": "11",+        "name": "VC",+        "type": "power_in",+        "description": "Bias power supply input for output gate driver stage (14-pin SOIC variant only); requires bypass capacitor value at least 10 times the main switch FET gate capacitance."+      },+      {+        "number": "12",+        "name": "VCC",+        "type": "power_in",+        "description": "Device power supply input requiring 12V to 28V operating range; total supply current equals static ICC (11-17mA) plus average output driver current; requires 0.1µF ceramic bypass capacitor."+      },+      {+        "number": "13",+        "name": "NC",+        "type": "unconnected",+        "description": "No connection."+      },+      {+        "number": "14",+        "name": "VREF",+        "type": "power_in",+        "description": "5V ±2% precision reference voltage output (4.9-5.1V for UC384x) with 180mA short-circuit current capability, 50μV output noise, and 0.1µF ceramic bypass capacitor required."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [],+        "pages_sent": 38,+        "cost_usd": 0.3899,+        "at": "2026-10-06T17:26:23"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/uc3842",+        "pages": 61,+        "sha256": "0f875fd24cbb5fda",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 14,+        "described": 14,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file