← Commit history

Initial commit: component/uc3526dwtr

Ray ·ca59452394 ·1d ago
2 files changed +315
README.mdadded+54
@@ -0,0 +1,54 @@+# UC3526DWTR++**Texas Instruments** · DC-DC Controllers · SOIC-18-300mil++UC3526DWTR from Texas Instruments, in a SOIC-18-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | +Error | input | Non-inverting input of the transconductance error amplifier, with input common-mode range of 0 to +5.2V. |+| 2 | -Error | input | Inverting input of the error amplifier, used with +Error for the voltage feedback connection to the supply output. |+| 3 | Comp | output | Error amplifier output (2MΩ output impedance) where loop compensation is connected as shunt reactance to ground, feeding the PWM comparator. |+| 4 | Css | passive | Soft-start capacitor connection, charged by an internal 100µA current source after RESET goes HIGH and held discharged during undervoltage lockout. |+| 5 | Reset | bidirectional | Active-LOW TTL/CMOS-compatible digital port that discharges the soft-start capacitor when held LOW and is held LOW by undervoltage lockout. |+| 6 | -Current Sense | input | Inverting input of the current limit comparator, with a typical 100mV sense voltage threshold. |+| 7 | +Current Sense | input | Non-inverting input of the current limit comparator, with a typical 100mV sense voltage threshold. |+| 8 | Shutdown | bidirectional | Active-LOW TTL/CMOS-compatible digital port that immediately inhibits all PWM output pulses when pulled LOW. |+| 9 | RTIMING | passive | Oscillator timing resistor connection, with recommended RT of 2kΩ to 150kΩ. |+| 10 | CT | passive | Oscillator timing capacitor connection (recommended 1nF to 20µF) that carries the sawtooth waveform and is tied together across devices for synchronization. |+| 11 | RD | passive | Deadtime setting resistor connection to ground, where a larger value adds dead time (400ns/Ω at 40kHz) and 0Ω gives minimum dead time. |+| 12 | Sync | bidirectional | Active-LOW TTL/CMOS-compatible digital port that initiates an oscillator discharge cycle when driven LOW and provides the logic clock for synchronizing multiple devices. |+| 13 | Output A | output | Totem-pole output driver A that sources and sinks 100mA continuously (200mA peak) at half the oscillator frequency. |+| 14 | VC | power_in | Collector supply voltage for the output drivers, recommended +4.5V to +35V (absolute maximum +40V). |+| 15 | Ground | power_in | Ground connection for the device. |+| 16 | Output B | output | Totem-pole output driver B that sources and sinks 100mA continuously (200mA peak) at half the oscillator frequency. |+| 17 | +VIN | power_in | Input supply voltage, recommended +8V to +35V (absolute maximum +40V). |+| 18 | VREF | power_out | Temperature-compensated 5.0V reference output providing 0 to 20mA of load current. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-18-300mil |+| Category | Power Supply Chip |+| Pins | 18 |++## CAD (KiCad official)++- Symbol: `UC3526DWTR`+- Footprint: `Package_SO:SOIC-18W_7.5x11.6mm_P1.27mm`+- 3D model: SOIC-18-300mil (KiCad packages3D, STEP)+- 3D model files: `uc3526dwtr-etched.step` / `uc3526dwtr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `uc3526dwtr.step` / `uc3526dwtr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/uc3526) (11 pp, sha256 `610c26f9ef74514c`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/uc3526dwtr-datasheet.pdf)
page.jsonadded+261
@@ -0,0 +1,261 @@+{+  "slug": "uc3526dwtr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments DC-DC Controllers, SOIC-18-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power supply chip",+    "uc3526dwtr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "uc3526dwtr.kicad_sym",+    "uc3526dwtr.kicad_mod",+    "uc3526dwtr.glb",+    "uc3526dwtr.step",+    "uc3526dwtr.lbr",+    "docs/hero.png",+    "docs/uc3526dwtr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "uc3526dwtr-hero.glb",+    "uc3526dwtr-hero.overlay.json"+  ],+  "component": {+    "mpn": "UC3526DWTR",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-18-300mil",+    "pin_count": 18,+    "category": "Power Supply Chip",+    "subcategory": "DC-DC Controllers",+    "datasheet": "https://www.ti.com/cn/lit/gpn/uc3526",+    "parts": {+      "symbol": "uc3526dwtr.kicad_sym",+      "footprint": "uc3526dwtr.kicad_mod",+      "model_3d": "uc3526dwtr-hero.glb",+      "model_3d_plain": "uc3526dwtr.glb",+      "model_3d_step": "uc3526dwtr-etched.step",+      "model_3d_step_plain": "uc3526dwtr.step",+      "lbr": "uc3526dwtr.lbr"+    },+    "distributor_links": {+      "lcsc": "C2658531",+      "digikey": "296-UC3526DWTR-ND",+      "mouser": "595-UC3526DWTR"+    },+    "distributor_check": {+      "checked_at": "2026-10-08T20:57:25Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-UC3526DWTR-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-UC3526DWTR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "+Error",+        "type": "input",+        "description": "Non-inverting input of the transconductance error amplifier, with input common-mode range of 0 to +5.2V."+      },+      {+        "number": "2",+        "name": "-Error",+        "type": "input",+        "description": "Inverting input of the error amplifier, used with +Error for the voltage feedback connection to the supply output."+      },+      {+        "number": "3",+        "name": "Comp",+        "type": "output",+        "description": "Error amplifier output (2MΩ output impedance) where loop compensation is connected as shunt reactance to ground, feeding the PWM comparator."+      },+      {+        "number": "4",+        "name": "Css",+        "type": "passive",+        "description": "Soft-start capacitor connection, charged by an internal 100µA current source after RESET goes HIGH and held discharged during undervoltage lockout."+      },+      {+        "number": "5",+        "name": "Reset",+        "type": "bidirectional",+        "description": "Active-LOW TTL/CMOS-compatible digital port that discharges the soft-start capacitor when held LOW and is held LOW by undervoltage lockout."+      },+      {+        "number": "6",+        "name": "-Current Sense",+        "type": "input",+        "description": "Inverting input of the current limit comparator, with a typical 100mV sense voltage threshold."+      },+      {+        "number": "7",+        "name": "+Current Sense",+        "type": "input",+        "description": "Non-inverting input of the current limit comparator, with a typical 100mV sense voltage threshold."+      },+      {+        "number": "8",+        "name": "Shutdown",+        "type": "bidirectional",+        "description": "Active-LOW TTL/CMOS-compatible digital port that immediately inhibits all PWM output pulses when pulled LOW."+      },+      {+        "number": "9",+        "name": "RTIMING",+        "type": "passive",+        "description": "Oscillator timing resistor connection, with recommended RT of 2kΩ to 150kΩ."+      },+      {+        "number": "10",+        "name": "CT",+        "type": "passive",+        "description": "Oscillator timing capacitor connection (recommended 1nF to 20µF) that carries the sawtooth waveform and is tied together across devices for synchronization."+      },+      {+        "number": "11",+        "name": "RD",+        "type": "passive",+        "description": "Deadtime setting resistor connection to ground, where a larger value adds dead time (400ns/Ω at 40kHz) and 0Ω gives minimum dead time."+      },+      {+        "number": "12",+        "name": "Sync",+        "type": "bidirectional",+        "description": "Active-LOW TTL/CMOS-compatible digital port that initiates an oscillator discharge cycle when driven LOW and provides the logic clock for synchronizing multiple devices."+      },+      {+        "number": "13",+        "name": "Output A",+        "type": "output",+        "description": "Totem-pole output driver A that sources and sinks 100mA continuously (200mA peak) at half the oscillator frequency."+      },+      {+        "number": "14",+        "name": "VC",+        "type": "power_in",+        "description": "Collector supply voltage for the output drivers, recommended +4.5V to +35V (absolute maximum +40V)."+      },+      {+        "number": "15",+        "name": "Ground",+        "type": "power_in",+        "description": "Ground connection for the device."+      },+      {+        "number": "16",+        "name": "Output B",+        "type": "output",+        "description": "Totem-pole output driver B that sources and sinks 100mA continuously (200mA peak) at half the oscillator frequency."+      },+      {+        "number": "17",+        "name": "+VIN",+        "type": "power_in",+        "description": "Input supply voltage, recommended +8V to +35V (absolute maximum +40V)."+      },+      {+        "number": "18",+        "name": "VREF",+        "type": "power_out",+        "description": "Temperature-compensated 5.0V reference output providing 0 to 20mA of load current."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-sonnet-5-5",+        "primary_mode": "text+vision",+        "consensus_model": "claude-opus-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: The extracted text only listed the PLCC-20/LCC-20 pin table, which uses different numbering. The SOI",+          "vision extraction: provenance cannot be text-verified; needs consensus"+        ],+        "pages_sent": 11,+        "cost_usd": 0.4084,+        "at": "2026-10-08T20:57:08"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/uc3526",+        "pages": 11,+        "sha256": "610c26f9ef74514c",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 18,+        "described": 18,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "uc3526dwtr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          10.3,+          11.55,+          2.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "05ad7d4945131c76ec7b9448dd9cbb5376b56adcd564c58d93e50ca7870fab1f",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "uc3526dwtr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          10.3,+          11.55,+          2.75+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "0464195422425381b35237b4411806ce5a2cedcf5cac86d46d3d59050a2651ed",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file