← Commit history

Initial commit: component/tps65270rger

Ray ·819ed340a2 ·1mo ago
2 files changed +365
README.mdadded+62
@@ -0,0 +1,62 @@+# TPS65270RGER++**Texas Instruments** · DC-DC Converters · VQFN-24-EP(4x4)++TPS65270RGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | SS2 | passive | Soft-start input for Buck 2; an internal 5-µA charging current sources into this pin, and a small ceramic capacitor on it sets the Buck 2 soft-start time. |+| 2 | FB2 | input | Feedback voltage input for Buck 2; a resistor divider sets 0.8 V at FB2 from the converter output to ground, and the absolute maximum voltage on this pin is -0.3 to 3.6 V. |+| 3 | EN2 | input | Enable for Buck 2: logic high enables Buck 2 and logic low disables it, with a weak internal pull-up to V5V if left open for automatic enable and a small ceramic capacitor to ground for delayed start-up; absolute maximum voltage is -0.3 to 7 V. |+| 4 | BST2 | passive | Bootstrap supply for the Buck 2 high-side gate driver, connected through a 47-nF ceramic capacitor to the LX2 switching node; BST2 is rated -0.3 to 7 V referenced to LX2. |+| 5 | VIN2 | power_in | Input supply for Buck 2 with a 10-µF ceramic capacitor placed close to this pin; operating input voltage range is 4.5 V to 18 V. |+| 6 | LX2 | output | Switching node connecting to the Buck 2 inductor; withstands -1 to 18 V transients below 10 ns. |+| 7 | LX2 | output | Switching node connecting to the Buck 2 inductor (second LX2 pin, bonded in parallel with pin 6). |+| 8 | GND | power_in | Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V. |+| 9 | GND | power_in | Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V. |+| 10 | GND | power_in | Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V. |+| 11 | GND | power_in | Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V. |+| 12 | LX1 | output | Switching node connecting to the Buck 1 inductor; withstands -1 to 18 V transients below 10 ns. |+| 13 | LX1 | output | Switching node connecting to the Buck 1 inductor (second LX1 pin, bonded in parallel with pin 12). |+| 14 | VIN1 | power_in | Input supply for Buck 1 with a 10-µF ceramic capacitor placed close to this pin; operating input voltage range is 4.5 V to 18 V. |+| 15 | BST1 | passive | Bootstrap supply for the Buck 1 high-side gate driver, connected through a 47-nF ceramic capacitor to the LX1 switching node; BST1 is rated -0.3 to 7 V referenced to LX1. |+| 16 | EN1 | input | Enable for Buck 1: logic high enables Buck 1 and logic low disables it, with a weak internal pull-up to V5V if left open for automatic enable and a small ceramic capacitor to ground for delayed start-up; absolute maximum voltage is -0.3 to 7 V. |+| 17 | FB1 | input | Feedback voltage input for Buck 1; a resistor divider sets 0.8 V at FB1 from the converter output to ground, and the absolute maximum voltage on this pin is -0.3 to 3.6 V. |+| 18 | SS1 | passive | Soft-start input for Buck 1; an internal 5-µA charging current sources into this pin, and a small ceramic capacitor on it sets the Buck 1 soft-start time. |+| 19 | COMP1 | passive | Loop compensation pin for Buck 1; a series RC network connected here compensates the control loop of this converter. |+| 20 | LOW_P | input | Low-power mode select: high enables pulse-skipping at light load for Buck 1 and Buck 2, low forces both to PWM mode; the pin must not be left open and is rated -0.3 to 7 V. |+| 21 | VCC | power_out | Internal 6.5-V power supply bias; connect a 10-µF ceramic capacitor from this pin to ground. |+| 22 | AGND | power_in | Analog ground; connect all GND pins and the power pad together, and tie AGND directly to the power pad under the IC. |+| 23 | ROSC | passive | Oscillator frequency setup; a resistor from this pin to ground sets the internal oscillator clock frequency between 300 kHz and 1.4 MHz, with a rated voltage range of -0.3 to 3.6 V. |+| 24 | COMP2 | passive | Loop compensation pin for Buck 2; a series RC network connected here compensates the control loop of this converter. |+| 25 | Thermal Pad | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-24-EP(4x4) |+| Category | Power Management (PMIC) |+| Pins | 25 |++## CAD (KiCad official)++- Symbol: `TPS65270RGER`+- Footprint: `Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm`+- 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)+- 3D model files: `tps65270rger-etched.step` / `tps65270rger-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps65270rger.step` / `tps65270rger.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps65270) (29 pp, sha256 `5c940e7eff8ac8fe`, retrieved 2026-10-08, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps65270rger-datasheet.pdf)
page.jsonadded+303
@@ -0,0 +1,303 @@+{+  "slug": "tps65270rger",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments DC-DC Converters, VQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "power management (pmic)",+    "tps65270rger",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "tps65270rger.kicad_sym",+    "tps65270rger.kicad_mod",+    "tps65270rger.glb",+    "tps65270rger.step",+    "tps65270rger.lbr",+    "docs/hero.png",+    "docs/tps65270rger-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "tps65270rger-hero.glb",+    "tps65270rger-hero.overlay.json"+  ],+  "component": {+    "mpn": "TPS65270RGER",+    "manufacturer": "Texas Instruments",+    "package": "VQFN-24-EP(4x4)",+    "pin_count": 25,+    "category": "Power Management (PMIC)",+    "subcategory": "DC-DC Converters",+    "datasheet": "https://www.ti.com/cn/lit/gpn/tps65270",+    "parts": {+      "symbol": "tps65270rger.kicad_sym",+      "footprint": "tps65270rger.kicad_mod",+      "model_3d": "tps65270rger-hero.glb",+      "model_3d_plain": "tps65270rger.glb",+      "model_3d_step": "tps65270rger-etched.step",+      "model_3d_step_plain": "tps65270rger.step",+      "lbr": "tps65270rger.lbr"+    },+    "distributor_links": {+      "lcsc": "C882386",+      "digikey": "296-30079-2-ND",+      "mouser": "595-TPS65270RGER"+    },+    "distributor_check": {+      "checked_at": "2026-10-08T03:23:12Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-30079-2-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-TPS65270RGER",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "SS2",+        "type": "passive",+        "description": "Soft-start input for Buck 2; an internal 5-µA charging current sources into this pin, and a small ceramic capacitor on it sets the Buck 2 soft-start time."+      },+      {+        "number": "2",+        "name": "FB2",+        "type": "input",+        "description": "Feedback voltage input for Buck 2; a resistor divider sets 0.8 V at FB2 from the converter output to ground, and the absolute maximum voltage on this pin is -0.3 to 3.6 V."+      },+      {+        "number": "3",+        "name": "EN2",+        "type": "input",+        "description": "Enable for Buck 2: logic high enables Buck 2 and logic low disables it, with a weak internal pull-up to V5V if left open for automatic enable and a small ceramic capacitor to ground for delayed start-up; absolute maximum voltage is -0.3 to 7 V."+      },+      {+        "number": "4",+        "name": "BST2",+        "type": "passive",+        "description": "Bootstrap supply for the Buck 2 high-side gate driver, connected through a 47-nF ceramic capacitor to the LX2 switching node; BST2 is rated -0.3 to 7 V referenced to LX2."+      },+      {+        "number": "5",+        "name": "VIN2",+        "type": "power_in",+        "description": "Input supply for Buck 2 with a 10-µF ceramic capacitor placed close to this pin; operating input voltage range is 4.5 V to 18 V."+      },+      {+        "number": "6",+        "name": "LX2",+        "type": "output",+        "description": "Switching node connecting to the Buck 2 inductor; withstands -1 to 18 V transients below 10 ns."+      },+      {+        "number": "7",+        "name": "LX2",+        "type": "output",+        "description": "Switching node connecting to the Buck 2 inductor (second LX2 pin, bonded in parallel with pin 6)."+      },+      {+        "number": "8",+        "name": "GND",+        "type": "power_in",+        "description": "Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V."+      },+      {+        "number": "9",+        "name": "GND",+        "type": "power_in",+        "description": "Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V."+      },+      {+        "number": "10",+        "name": "GND",+        "type": "power_in",+        "description": "Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V."+      },+      {+        "number": "11",+        "name": "GND",+        "type": "power_in",+        "description": "Power ground for Buck 1 and Buck 2; absolute maximum voltage range is -0.3 to 0.3 V."+      },+      {+        "number": "12",+        "name": "LX1",+        "type": "output",+        "description": "Switching node connecting to the Buck 1 inductor; withstands -1 to 18 V transients below 10 ns."+      },+      {+        "number": "13",+        "name": "LX1",+        "type": "output",+        "description": "Switching node connecting to the Buck 1 inductor (second LX1 pin, bonded in parallel with pin 12)."+      },+      {+        "number": "14",+        "name": "VIN1",+        "type": "power_in",+        "description": "Input supply for Buck 1 with a 10-µF ceramic capacitor placed close to this pin; operating input voltage range is 4.5 V to 18 V."+      },+      {+        "number": "15",+        "name": "BST1",+        "type": "passive",+        "description": "Bootstrap supply for the Buck 1 high-side gate driver, connected through a 47-nF ceramic capacitor to the LX1 switching node; BST1 is rated -0.3 to 7 V referenced to LX1."+      },+      {+        "number": "16",+        "name": "EN1",+        "type": "input",+        "description": "Enable for Buck 1: logic high enables Buck 1 and logic low disables it, with a weak internal pull-up to V5V if left open for automatic enable and a small ceramic capacitor to ground for delayed start-up; absolute maximum voltage is -0.3 to 7 V."+      },+      {+        "number": "17",+        "name": "FB1",+        "type": "input",+        "description": "Feedback voltage input for Buck 1; a resistor divider sets 0.8 V at FB1 from the converter output to ground, and the absolute maximum voltage on this pin is -0.3 to 3.6 V."+      },+      {+        "number": "18",+        "name": "SS1",+        "type": "passive",+        "description": "Soft-start input for Buck 1; an internal 5-µA charging current sources into this pin, and a small ceramic capacitor on it sets the Buck 1 soft-start time."+      },+      {+        "number": "19",+        "name": "COMP1",+        "type": "passive",+        "description": "Loop compensation pin for Buck 1; a series RC network connected here compensates the control loop of this converter."+      },+      {+        "number": "20",+        "name": "LOW_P",+        "type": "input",+        "description": "Low-power mode select: high enables pulse-skipping at light load for Buck 1 and Buck 2, low forces both to PWM mode; the pin must not be left open and is rated -0.3 to 7 V."+      },+      {+        "number": "21",+        "name": "VCC",+        "type": "power_out",+        "description": "Internal 6.5-V power supply bias; connect a 10-µF ceramic capacitor from this pin to ground."+      },+      {+        "number": "22",+        "name": "AGND",+        "type": "power_in",+        "description": "Analog ground; connect all GND pins and the power pad together, and tie AGND directly to the power pad under the IC."+      },+      {+        "number": "23",+        "name": "ROSC",+        "type": "passive",+        "description": "Oscillator frequency setup; a resistor from this pin to ground sets the internal oscillator clock frequency between 300 kHz and 1.4 MHz, with a rated voltage range of -0.3 to 3.6 V."+      },+      {+        "number": "24",+        "name": "COMP2",+        "type": "passive",+        "description": "Loop compensation pin for Buck 2; a series RC network connected here compensates the control loop of this converter."+      },+      {+        "number": "25",+        "name": "Thermal Pad",+        "type": "passive",+        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-5-5",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: The datasheet's terminal table lists the Thermal Pad (exposed pad, must be soldered to PCB, tied to ; Pins 6/7, 8-11, 12/13 and 15/16 are multi-number terminals in the datasheet table (LX2 pins 6-7, GND; The SS2 description in the datasheet's terminal table says 'set the Buck 1 soft start time'. This ap",+          "exposed pad 25 added from the footprint"+        ],+        "pages_sent": 9,+        "cost_usd": 0.0725,+        "at": "2026-10-08T03:22:54"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/tps65270",+        "pages": 29,+        "sha256": "5c940e7eff8ac8fe",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 25,+        "described": 25,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "tps65270rger.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          4,+          4,+          0.77+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "f7d256794c4147daf24dcae0554fae18510315e565ad1e239b475be7fef80d8b",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "tps65270rger-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          4,+          4,+          0.77+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "b041db50063fd8c2b22422c622300b5867add9298bc6ca7eda695df0aa88e362",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file