component
TPS650941A0RSKR
Public Made by Adomby adom
Texas Instruments Power Management - Specialized, VQFN-64-EP(8x8). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+102@@ -0,0 +1,102 @@+# TPS650941A0RSKR++**Texas Instruments** · Power Management - Specialized · VQFN-64-EP(8x8)++TPS650941A0RSKR from Texas Instruments, in a VQFN-64-EP(8x8). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | FBGND2 | input | Remote negative feedback sense for the BUCK2 controller, connected to the VCCGI VSS SENSE line sent from the SoC to the PMIC. |+| 2 | FBVOUT2 | input | Remote positive feedback sense for the BUCK2 controller, connected to the VCCGI VCC SENSE line sent from the SoC to the PMIC. |+| 3 | DRVH2 | output | High-side gate driver output for the BUCK2 controller, referenced to VSYS + 5 V. |+| 4 | SW2 | input | Switch node connection for the BUCK2 controller; absolute maximum rating is -5 V (transient under 5 ns) to 28 V. |+| 5 | BOOT2 | input | Bootstrap pin for the BUCK2 controller; connect a 100-nF ceramic capacitor between this pin and SW2. |+| 6 | PGNDSNS2 | power_in | Power GND connection for BUCK2; connect to the ground terminal of the external low-side FET. |+| 7 | DRVL2 | output | Low-side gate driver output for the BUCK2 controller, operating at 5 V. |+| 8 | DRV5V_2_A1 | power_in | 5-V supply to the BUCK2 gate driver and LDOA1; bypass to ground with a 2.2-µF (typical) ceramic capacitor, shorted on board to LDO5P0. |+| 9 | LDOA1 | power_out | LDOA1 output (1.35-3.3 V); bypass to ground with a 4.7-µF (typical) ceramic capacitor and leave floating when not in use. |+| 10 | LX3 | output | Switch node connection for the BUCK3 converter; connect to a 0.47-µH (typical) inductor with less than 50-mΩ DCR. |+| 11 | PVIN3 | power_in | 5-V power input to the BUCK3 converter; bypass to ground with a 10-µF (typical) ceramic capacitor. |+| 12 | FB3 | input | Remote feedback sense for the BUCK3 converter; connect to the positive terminal of the output capacitor. |+| 13 | PMICEN | input | PMIC cold-boot pin; a rising edge on assertion moves the power state from G3 to S4/S5, and driving it low shuts down all VRs. |+| 14 | LDOLS_EN or SWA1_EN | input | Enable pin for LDOA2, LDOA3 and SWA1 when OTP is configured as LDOLS_EN (or for SWA1 only when configured as SWA1_EN); rails turn on at assertion (H) and off at deassertion (L). |+| 15 | IRQB | output | Open-drain output interrupt pin; see Section 6.6.3 (IRQ: PMIC Interrupt Register) for definitions. |+| 16 | RSMRSTB | output | Open-drain output Always-ON-rail power good that reflects a valid state whenever VSYS is available. |+| 17 | SWB1 | power_out | Output of load switch B1 (0.5-3.3 V, 1.8 V typical); bypass to ground with a 0.1-µF (typical) ceramic capacitor and short with SWB2. |+| 18 | PVINSWB1_B2 | power_in | Power supply to load switches B1 and B2 (0.5-3.3 V, 1.8 V typical); bypass with a 1-µF (typical) ceramic capacitor and connect to ground when not in use. |+| 19 | SWB2 | power_out | Output of load switch B2 (0.5-3.3 V, 1.8 V typical); bypass with a 0.1-µF (typical) ceramic capacitor, short with SWB1, and leave floating when not in use. |+| 20 | LX5 | output | Switch node connection for the BUCK5 converter; connect to a 0.47-µH (typical) inductor with less than 50-mΩ DCR. |+| 21 | PVIN5 | power_in | 5-V power input to the BUCK5 converter; bypass to ground with a 10-µF (typical) ceramic capacitor. |+| 22 | FB5 | input | Remote feedback sense for the BUCK5 converter; connect to the positive terminal of the output capacitor. |+| 23 | FB4 | input | Remote feedback sense for the BUCK4 converter; connect to the positive terminal of the output capacitor. |+| 24 | PVIN4 | power_in | 5-V power input to the BUCK4 converter; bypass to ground with a 10-µF (typical) ceramic capacitor. |+| 25 | LX4 | output | Switch node connection for the BUCK4 converter; connect to a 0.47-µH (typical) inductor with less than 50-mΩ DCR. |+| 26 | GPO | output | Open-drain output controlled by an I2C register bit (GPO_CTRL), usable as an enable signal to an external VR. |+| 27 | PCH_PWROK | output | Open-drain output global power good that reflects a valid state whenever VSYS is available. |+| 28 | PROCHOT | output | Optional open-drain output indicating a PMIC thermal event when any die temperature sensor detects the THOT temperature; invert before connecting to the SoC if used, otherwise leave floating. |+| 29 | FBVOUT1 | input | Remote feedback sense for the BUCK1 controller, connected to the VNN VCC SENSE line sent from the SoC to the PMIC. |+| 30 | ILIM1 | input | Current limit set pin for the BUCK1 controller; fit a resistor from this pin to ground to set the current limit of the external low-side FET. |+| 31 | SWA1 | power_out | Output of load switch A1 (0.5-3.3 V); bypass to ground with a 0.1-µF (typical) ceramic capacitor and leave floating when not in use. |+| 32 | PVINSWA1 | power_in | Power supply to load switch A1 (0.5-3.3 V); bypass with a 1-µF (typical) ceramic capacitor and connect to ground when not in use. |+| 33 | DRVH1 | output | High-side gate driver output for the BUCK1 controller, referenced to VSYS + 5 V. |+| 34 | SW1 | input | Switch node connection for the BUCK1 controller; absolute maximum rating is -5 V (transient under 5 ns) to 28 V. |+| 35 | BOOT1 | input | Bootstrap pin for the BUCK1 controller; connect a 100-nF ceramic capacitor between this pin and SW1. |+| 36 | PGNDSNS1 | power_in | Power GND connection for BUCK1; connect to the ground terminal of the external low-side FET. |+| 37 | DRVL1 | output | Low-side gate driver output for the BUCK1 controller, operating at 5 V. |+| 38 | DRV5V_1_6 | power_in | 5-V supply to the BUCK1 and BUCK6 gate drivers; bypass to ground with a 2.2-µF (typical) ceramic capacitor, shorted on board to LDO5P0. |+| 39 | DRVL6 | output | Low-side gate driver output for the BUCK6 controller, operating at 5 V. |+| 40 | PGNDSNS6 | power_in | Power GND connection for BUCK6; connect to the ground terminal of the external low-side FET. |+| 41 | BOOT6 | input | Bootstrap pin for the BUCK6 controller; connect a 100-nF ceramic capacitor between this pin and SW6. |+| 42 | SW6 | input | Switch node connection for the BUCK6 controller; absolute maximum rating is -5 V (transient under 5 ns) to 28 V. |+| 43 | DRVH6 | output | High-side gate driver output for the BUCK6 controller, referenced to VSYS + 5 V. |+| 44 | FBVOUT6 | input | Remote feedback sense for the BUCK6 controller; connect to the positive terminal of the output capacitor. |+| 45 | ILIM6 | input | Current limit set pin for the BUCK6 controller; fit a resistor from this pin to ground to set the current limit of the external low-side FET. |+| 46 | PVINVTT | power_in | Power supply to the VTT LDO at VDDQ; bypass to ground with a 10-µF (minimum) ceramic capacitor and connect to ground when not in use. |+| 47 | VTT | power_out | Output of the VTT LDO (VDDQ/2); bypass to ground with 2× 22-µF (minimum) ceramic capacitors and leave floating when not in use. |+| 48 | VTTFB | input | Remote feedback sense for the VTT LDO (VDDQ/2); connect to the positive terminal of the output capacitor and short to GND when not in use. |+| 49 | LDOA3 | power_out | Output of LDOA3 (0.7-1.5 V); bypass to ground with a 4.7-µF (typical) ceramic capacitor and leave floating when not in use. |+| 50 | PVINLDOA2_A3 | power_in | Power supply to LDOA2 and LDOA3 (1.8 V); bypass with a 4.7-µF (typical) ceramic capacitor and connect to ground when not in use. |+| 51 | LDOA2 | power_out | Output of LDOA2 (0.7-1.5 V); bypass to ground with a 4.7-µF (typical) ceramic capacitor and leave floating when not in use. |+| 52 | AGND | power_in | Analog ground; do not connect to the thermal pad ground on the top layer, and connect to the ground of the VREF capacitor. |+| 53 | VREF | power_out | Band-gap reference output (1.25 V); stabilize with a 100-nF (typical) ceramic capacitor between this pin and quiet ground. |+| 54 | LDO3P3 | power_out | Output of the 3.3-V internal LDO; bypass to ground with a 4.7-µF (typical) ceramic capacitor. |+| 55 | VSYS | power_in | System voltage detection and input to the internal LDOs (3.3 V and 5 V); bypass to ground with a 1-µF (typical) ceramic capacitor. |+| 56 | LDO5P0 | power_out | Output of the 5-V internal LDO or of an internal switch connecting this pin to V5ANA; bypass to ground with a 4.7-µF (typical) ceramic capacitor. |+| 57 | V5ANA | power_in | External 5-V supply input to the internal load switch that connects to LDO5P0; an optional ceramic capacitor can be added for transient performance. |+| 58 | CLK | input | I2C clock input (device address 0x5E; standard, fast and fast-mode plus up to 1 MHz supported). |+| 59 | DATA | bidirectional | I2C data line. |+| 60 | THERMTRIPB | input | Thermal shutdown signal from the SoC; treated as high until RSMRSTB deasserts (L to H). |+| 61 | SLP_S0B | input | Power state pin; PMIC enters Connected Standby on the falling edge and exits on the rising edge. |+| 62 | SLP_S3B | input | Power state pin; PMIC enters S3 on the falling edge and exits to S0 on the rising edge. |+| 63 | SLP_S4B | input | Power state pin; PMIC enters S4 on the falling edge and exits to S3 on the rising edge. |+| 64 | ILIM2 | input | Current limit set pin for the BUCK2 controller; fit a resistor from this pin to ground to set the current limit of the external low-side FET. |+| 65 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-64-EP(8x8) |+| Category | Power Management (PMIC) |+| Pins | 65 |++## CAD (KiCad official)++- Symbol: `TPS650941A0RSKR`+- Footprint: `Package_DFN_QFN:QFN-64-1EP_8x8mm_P0.4mm_EP6.5x6.5mm`+- 3D model: VQFN-64-EP(8x8) (KiCad packages3D, STEP)+- 3D model files: `tps650941a0rskr-etched.step` / `tps650941a0rskr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps650941a0rskr.step` / `tps650941a0rskr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](docs/tps650941a0rskr-datasheet.pdf) (96 pp, sha256 `5c99e0e320951322`, retrieved 2026-10-08, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps650941a0rskr-datasheet.pdf)
page.jsonadded+543@@ -0,0 +1,543 @@+{+ "slug": "tps650941a0rskr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Power Management - Specialized, VQFN-64-EP(8x8). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "tps650941a0rskr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tps650941a0rskr.kicad_sym",+ "tps650941a0rskr.kicad_mod",+ "tps650941a0rskr.glb",+ "tps650941a0rskr.step",+ "tps650941a0rskr.lbr",+ "docs/hero.png",+ "docs/tps650941a0rskr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tps650941a0rskr-hero.glb",+ "tps650941a0rskr-hero.overlay.json"+ ],+ "component": {+ "mpn": "TPS650941A0RSKR",+ "manufacturer": "Texas Instruments",+ "package": "VQFN-64-EP(8x8)",+ "pin_count": 65,+ "category": "Power Management (PMIC)",+ "subcategory": "Power Management - Specialized",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2303011600_Texas-Instruments-TPS650941A0RSKR_C2659170.pdf",+ "parts": {+ "symbol": "tps650941a0rskr.kicad_sym",+ "footprint": "tps650941a0rskr.kicad_mod",+ "model_3d": "tps650941a0rskr-hero.glb",+ "model_3d_plain": "tps650941a0rskr.glb",+ "model_3d_step": "tps650941a0rskr-etched.step",+ "model_3d_step_plain": "tps650941a0rskr.step",+ "lbr": "tps650941a0rskr.lbr"+ },+ "distributor_links": {+ "lcsc": "C2659170",+ "digikey": "TPS650941A0RSKR-ND",+ "mouser": "595-TPS650941A0RSKR"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T15:51:45Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "TPS650941A0RSKR-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-TPS650941A0RSKR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "FBGND2",+ "type": "input",+ "description": "Remote negative feedback sense for the BUCK2 controller, connected to the VCCGI VSS SENSE line sent from the SoC to the PMIC."+ },+ {+ "number": "2",+ "name": "FBVOUT2",+ "type": "input",+ "description": "Remote positive feedback sense for the BUCK2 controller, connected to the VCCGI VCC SENSE line sent from the SoC to the PMIC."+ },+ {+ "number": "3",+ "name": "DRVH2",+ "type": "output",+ "description": "High-side gate driver output for the BUCK2 controller, referenced to VSYS + 5 V."+ },+ {+ "number": "4",+ "name": "SW2",+ "type": "input",+ "description": "Switch node connection for the BUCK2 controller; absolute maximum rating is -5 V (transient under 5 ns) to 28 V."+ },+ {+ "number": "5",+ "name": "BOOT2",+ "type": "input",+ "description": "Bootstrap pin for the BUCK2 controller; connect a 100-nF ceramic capacitor between this pin and SW2."+ },+ {+ "number": "6",+ "name": "PGNDSNS2",+ "type": "power_in",+ "description": "Power GND connection for BUCK2; connect to the ground terminal of the external low-side FET."+ },+ {+ "number": "7",+ "name": "DRVL2",+ "type": "output",+ "description": "Low-side gate driver output for the BUCK2 controller, operating at 5 V."+ },+ {+ "number": "8",+ "name": "DRV5V_2_A1",+ "type": "power_in",+ "description": "5-V supply to the BUCK2 gate driver and LDOA1; bypass to ground with a 2.2-µF (typical) ceramic capacitor, shorted on board to LDO5P0."+ },+ {+ "number": "9",+ "name": "LDOA1",+ "type": "power_out",+ "description": "LDOA1 output (1.35-3.3 V); bypass to ground with a 4.7-µF (typical) ceramic capacitor and leave floating when not in use."+ },+ {+ "number": "10",+ "name": "LX3",+ "type": "output",+ "description": "Switch node connection for the BUCK3 converter; connect to a 0.47-µH (typical) inductor with less than 50-mΩ DCR."+ },+ {+ "number": "11",+ "name": "PVIN3",+ "type": "power_in",+ "description": "5-V power input to the BUCK3 converter; bypass to ground with a 10-µF (typical) ceramic capacitor."+ },+ {+ "number": "12",+ "name": "FB3",+ "type": "input",+ "description": "Remote feedback sense for the BUCK3 converter; connect to the positive terminal of the output capacitor."+ },+ {+ "number": "13",+ "name": "PMICEN",+ "type": "input",+ "description": "PMIC cold-boot pin; a rising edge on assertion moves the power state from G3 to S4/S5, and driving it low shuts down all VRs."+ },+ {+ "number": "14",+ "name": "LDOLS_EN or SWA1_EN",+ "type": "input",+ "description": "Enable pin for LDOA2, LDOA3 and SWA1 when OTP is configured as LDOLS_EN (or for SWA1 only when configured as SWA1_EN); rails turn on at assertion (H) and off at deassertion (L)."+ },+ {+ "number": "15",+ "name": "IRQB",+ "type": "output",+ "description": "Open-drain output interrupt pin; see Section 6.6.3 (IRQ: PMIC Interrupt Register) for definitions."+ },+ {+ "number": "16",+ "name": "RSMRSTB",+ "type": "output",+ "description": "Open-drain output Always-ON-rail power good that reflects a valid state whenever VSYS is available."+ },+ {+ "number": "17",+ "name": "SWB1",+ "type": "power_out",+ "description": "Output of load switch B1 (0.5-3.3 V, 1.8 V typical); bypass to ground with a 0.1-µF (typical) ceramic capacitor and short with SWB2."+ },+ {+ "number": "18",+ "name": "PVINSWB1_B2",+ "type": "power_in",+ "description": "Power supply to load switches B1 and B2 (0.5-3.3 V, 1.8 V typical); bypass with a 1-µF (typical) ceramic capacitor and connect to ground when not in use."+ },+ {+ "number": "19",+ "name": "SWB2",+ "type": "power_out",+ "description": "Output of load switch B2 (0.5-3.3 V, 1.8 V typical); bypass with a 0.1-µF (typical) ceramic capacitor, short with SWB1, and leave floating when not in use."+ },+ {+ "number": "20",+ "name": "LX5",+ "type": "output",+ "description": "Switch node connection for the BUCK5 converter; connect to a 0.47-µH (typical) inductor with less than 50-mΩ DCR."+ },+ {+ "number": "21",+ "name": "PVIN5",+ "type": "power_in",+ "description": "5-V power input to the BUCK5 converter; bypass to ground with a 10-µF (typical) ceramic capacitor."+ },+ {+ "number": "22",+ "name": "FB5",+ "type": "input",+ "description": "Remote feedback sense for the BUCK5 converter; connect to the positive terminal of the output capacitor."+ },+ {+ "number": "23",+ "name": "FB4",+ "type": "input",+ "description": "Remote feedback sense for the BUCK4 converter; connect to the positive terminal of the output capacitor."+ },+ {+ "number": "24",+ "name": "PVIN4",+ "type": "power_in",+ "description": "5-V power input to the BUCK4 converter; bypass to ground with a 10-µF (typical) ceramic capacitor."+ },+ {+ "number": "25",+ "name": "LX4",+ "type": "output",+ "description": "Switch node connection for the BUCK4 converter; connect to a 0.47-µH (typical) inductor with less than 50-mΩ DCR."+ },+ {+ "number": "26",+ "name": "GPO",+ "type": "output",+ "description": "Open-drain output controlled by an I2C register bit (GPO_CTRL), usable as an enable signal to an external VR."+ },+ {+ "number": "27",+ "name": "PCH_PWROK",+ "type": "output",+ "description": "Open-drain output global power good that reflects a valid state whenever VSYS is available."+ },+ {+ "number": "28",+ "name": "PROCHOT",+ "type": "output",+ "description": "Optional open-drain output indicating a PMIC thermal event when any die temperature sensor detects the THOT temperature; invert before connecting to the SoC if used, otherwise leave floating."+ },+ {+ "number": "29",+ "name": "FBVOUT1",+ "type": "input",+ "description": "Remote feedback sense for the BUCK1 controller, connected to the VNN VCC SENSE line sent from the SoC to the PMIC."+ },+ {+ "number": "30",+ "name": "ILIM1",+ "type": "input",+ "description": "Current limit set pin for the BUCK1 controller; fit a resistor from this pin to ground to set the current limit of the external low-side FET."+ },+ {+ "number": "31",+ "name": "SWA1",+ "type": "power_out",+ "description": "Output of load switch A1 (0.5-3.3 V); bypass to ground with a 0.1-µF (typical) ceramic capacitor and leave floating when not in use."+ },+ {+ "number": "32",+ "name": "PVINSWA1",+ "type": "power_in",+ "description": "Power supply to load switch A1 (0.5-3.3 V); bypass with a 1-µF (typical) ceramic capacitor and connect to ground when not in use."+ },+ {+ "number": "33",+ "name": "DRVH1",+ "type": "output",+ "description": "High-side gate driver output for the BUCK1 controller, referenced to VSYS + 5 V."+ },+ {+ "number": "34",+ "name": "SW1",+ "type": "input",+ "description": "Switch node connection for the BUCK1 controller; absolute maximum rating is -5 V (transient under 5 ns) to 28 V."+ },+ {+ "number": "35",+ "name": "BOOT1",+ "type": "input",+ "description": "Bootstrap pin for the BUCK1 controller; connect a 100-nF ceramic capacitor between this pin and SW1."+ },+ {+ "number": "36",+ "name": "PGNDSNS1",+ "type": "power_in",+ "description": "Power GND connection for BUCK1; connect to the ground terminal of the external low-side FET."+ },+ {+ "number": "37",+ "name": "DRVL1",+ "type": "output",+ "description": "Low-side gate driver output for the BUCK1 controller, operating at 5 V."+ },+ {+ "number": "38",+ "name": "DRV5V_1_6",+ "type": "power_in",+ "description": "5-V supply to the BUCK1 and BUCK6 gate drivers; bypass to ground with a 2.2-µF (typical) ceramic capacitor, shorted on board to LDO5P0."+ },+ {+ "number": "39",+ "name": "DRVL6",+ "type": "output",+ "description": "Low-side gate driver output for the BUCK6 controller, operating at 5 V."+ },+ {+ "number": "40",+ "name": "PGNDSNS6",+ "type": "power_in",+ "description": "Power GND connection for BUCK6; connect to the ground terminal of the external low-side FET."+ },+ {+ "number": "41",+ "name": "BOOT6",+ "type": "input",+ "description": "Bootstrap pin for the BUCK6 controller; connect a 100-nF ceramic capacitor between this pin and SW6."+ },+ {+ "number": "42",+ "name": "SW6",+ "type": "input",+ "description": "Switch node connection for the BUCK6 controller; absolute maximum rating is -5 V (transient under 5 ns) to 28 V."+ },+ {+ "number": "43",+ "name": "DRVH6",+ "type": "output",+ "description": "High-side gate driver output for the BUCK6 controller, referenced to VSYS + 5 V."+ },+ {+ "number": "44",+ "name": "FBVOUT6",+ "type": "input",+ "description": "Remote feedback sense for the BUCK6 controller; connect to the positive terminal of the output capacitor."+ },+ {+ "number": "45",+ "name": "ILIM6",+ "type": "input",+ "description": "Current limit set pin for the BUCK6 controller; fit a resistor from this pin to ground to set the current limit of the external low-side FET."+ },+ {+ "number": "46",+ "name": "PVINVTT",+ "type": "power_in",+ "description": "Power supply to the VTT LDO at VDDQ; bypass to ground with a 10-µF (minimum) ceramic capacitor and connect to ground when not in use."+ },+ {+ "number": "47",+ "name": "VTT",+ "type": "power_out",+ "description": "Output of the VTT LDO (VDDQ/2); bypass to ground with 2× 22-µF (minimum) ceramic capacitors and leave floating when not in use."+ },+ {+ "number": "48",+ "name": "VTTFB",+ "type": "input",+ "description": "Remote feedback sense for the VTT LDO (VDDQ/2); connect to the positive terminal of the output capacitor and short to GND when not in use."+ },+ {+ "number": "49",+ "name": "LDOA3",+ "type": "power_out",+ "description": "Output of LDOA3 (0.7-1.5 V); bypass to ground with a 4.7-µF (typical) ceramic capacitor and leave floating when not in use."+ },+ {+ "number": "50",+ "name": "PVINLDOA2_A3",+ "type": "power_in",+ "description": "Power supply to LDOA2 and LDOA3 (1.8 V); bypass with a 4.7-µF (typical) ceramic capacitor and connect to ground when not in use."+ },+ {+ "number": "51",+ "name": "LDOA2",+ "type": "power_out",+ "description": "Output of LDOA2 (0.7-1.5 V); bypass to ground with a 4.7-µF (typical) ceramic capacitor and leave floating when not in use."+ },+ {+ "number": "52",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground; do not connect to the thermal pad ground on the top layer, and connect to the ground of the VREF capacitor."+ },+ {+ "number": "53",+ "name": "VREF",+ "type": "power_out",+ "description": "Band-gap reference output (1.25 V); stabilize with a 100-nF (typical) ceramic capacitor between this pin and quiet ground."+ },+ {+ "number": "54",+ "name": "LDO3P3",+ "type": "power_out",+ "description": "Output of the 3.3-V internal LDO; bypass to ground with a 4.7-µF (typical) ceramic capacitor."+ },+ {+ "number": "55",+ "name": "VSYS",+ "type": "power_in",+ "description": "System voltage detection and input to the internal LDOs (3.3 V and 5 V); bypass to ground with a 1-µF (typical) ceramic capacitor."+ },+ {+ "number": "56",+ "name": "LDO5P0",+ "type": "power_out",+ "description": "Output of the 5-V internal LDO or of an internal switch connecting this pin to V5ANA; bypass to ground with a 4.7-µF (typical) ceramic capacitor."+ },+ {+ "number": "57",+ "name": "V5ANA",+ "type": "power_in",+ "description": "External 5-V supply input to the internal load switch that connects to LDO5P0; an optional ceramic capacitor can be added for transient performance."+ },+ {+ "number": "58",+ "name": "CLK",+ "type": "input",+ "description": "I2C clock input (device address 0x5E; standard, fast and fast-mode plus up to 1 MHz supported)."+ },+ {+ "number": "59",+ "name": "DATA",+ "type": "bidirectional",+ "description": "I2C data line."+ },+ {+ "number": "60",+ "name": "THERMTRIPB",+ "type": "input",+ "description": "Thermal shutdown signal from the SoC; treated as high until RSMRSTB deasserts (L to H)."+ },+ {+ "number": "61",+ "name": "SLP_S0B",+ "type": "input",+ "description": "Power state pin; PMIC enters Connected Standby on the falling edge and exits on the rising edge."+ },+ {+ "number": "62",+ "name": "SLP_S3B",+ "type": "input",+ "description": "Power state pin; PMIC enters S3 on the falling edge and exits to S0 on the rising edge."+ },+ {+ "number": "63",+ "name": "SLP_S4B",+ "type": "input",+ "description": "Power state pin; PMIC enters S4 on the falling edge and exits to S3 on the rising edge."+ },+ {+ "number": "64",+ "name": "ILIM2",+ "type": "input",+ "description": "Current limit set pin for the BUCK2 controller; fit a resistor from this pin to ground to set the current limit of the external low-side FET."+ },+ {+ "number": "65",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Package match: the MPN TPS650941A0RSKR is listed in the package addendum (page 87) as VQFN, RSK, 64 ; The thermal pad (PGND/thermal pad) is a separate exposed pad with no printed number in the datasheet; Pin 14 is printed as 'LDOLS_EN or SWA1_EN'. Table 3-1 (page 5) shows that the TPS650941 OTP uses LDO",+ "exposed pad 65 added from the footprint"+ ],+ "pages_sent": 23,+ "cost_usd": 0.1805,+ "at": "2026-10-08T15:51:22"+ },+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2303011600_Texas-Instruments-TPS650941A0RSKR_C2659170.pdf",+ "pages": 96,+ "sha256": "5c99e0e320951322",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 65,+ "described": 65,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "tps650941a0rskr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 8,+ 8,+ 0.87+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "553641350988a3d949874ef3cbbe3efa6e239859177963f45ba4e900f4c74ccf",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "tps650941a0rskr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 8,+ 8,+ 0.87+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "ab2bf7c4f791bbc23f3687ccb1a18e4aba32002206546fc5ccf585dd3861d59d",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}