component
TPS65086100RSKR
Public Made by Adomby adom
Texas Instruments Power Management - Specialized, VQFN-64-EP(8x8). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+102@@ -0,0 +1,102 @@+# TPS65086100RSKR++**Texas Instruments** · Power Management - Specialized · VQFN-64-EP(8x8)++TPS65086100RSKR from Texas Instruments, in a VQFN-64-EP(8x8). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | FBGND2 | power_in | Remote negative feedback sense for BUCK2 controller; connect to negative terminal of output capacitor or ground when not in use. |+| 2 | FBVOUT2 | input | Remote positive feedback sense for BUCK2 controller; connect to positive terminal of output capacitor or ground when not in use. |+| 3 | DRVH2 | output | High-side gate driver output for BUCK2 controller; leave floating when not in use. |+| 4 | SW2 | passive | Switch node connection for BUCK2 controller; connect to ground when not in use. |+| 5 | BOOT2 | passive | Bootstrap pin for BUCK2 controller; connect 100nF ceramic capacitor between this pin and SW2. |+| 6 | PGNDSNS2 | power_in | Power ground sense for BUCK2; connect to ground terminal of external low-side FET or ground when not in use. |+| 7 | DRVL2 | output | Low-side gate driver output for BUCK2 controller; leave floating when not in use. |+| 8 | DRV5V_2_A1 | power_in | 5V supply to BUCK2 gate driver and LDOA1; bypass to ground with 2.2µF ceramic capacitor. |+| 9 | LDOA1 | output | LDOA1 LDO output with 200mA capability; bypass to ground with 4.7µF ceramic capacitor. |+| 10 | LX3 | passive | Switch node connection for BUCK3 converter; leave floating when not in use. |+| 11 | PVIN3 | power_in | Power input to BUCK3 converter (3V to 5.5V); bypass to ground with 10µF ceramic capacitor. |+| 12 | FB3 | input | Remote feedback sense for BUCK3 converter with 3A output; connect to positive terminal of output capacitor or ground when not in use. |+| 13 | CTL1 | input | Active-high VR enable pin; a group of VRs can be assigned to be enabled or disabled at assertion or deassertion. |+| 14 | CTL6/SLPENB2 | input | Active-high VR enable pin or when configured as active-low sleep enable for VRs to enter sleep state. |+| 15 | IRQB | tri_state | Open-drain output interrupt pin; requires 7V supply for OTP programming and bypassing to ground with 1µF capacitor. |+| 16 | GPO1 | output | General purpose output configurable as open-drain or push-pull to reflect Power Good status or controlled by I2C register. |+| 17 | SWB1 | output | Output of load switch B1 with 300mA capability; bypass to ground with 0.1µF ceramic capacitor. |+| 18 | PVINSWB1_B2 | power_in | Power supply to load switches B1 and B2; bypass to ground with 1µF ceramic capacitor for transient performance. |+| 19 | SWB2 | output | Output of load switch B2 with 300mA capability; bypass to ground with 0.1µF ceramic capacitor. |+| 20 | LX5 | passive | Switch node connection for BUCK5 converter; leave floating when not in use. |+| 21 | PVIN5 | power_in | Power input to BUCK5 converter (3V to 5.5V); bypass to ground with 10µF ceramic capacitor. |+| 22 | FB5 | input | Remote feedback sense for BUCK5 converter with 3A output; connect to positive terminal of output capacitor or ground when not in use. |+| 23 | FB4 | input | Remote feedback sense for BUCK4 converter with 3A output; connect to positive terminal of output capacitor or ground when not in use. |+| 24 | PVIN4 | power_in | Power input to BUCK4 converter (3V to 5.5V); bypass to ground with 10µF ceramic capacitor. |+| 25 | LX4 | passive | Switch node connection for BUCK4 converter; leave floating when not in use. |+| 26 | GPO2 | output | General purpose output configurable as open-drain or push-pull to reflect Power Good status or controlled by I2C register. |+| 27 | GPO3 | output | General purpose output configurable as open-drain or push-pull to reflect Power Good status or controlled by I2C register. |+| 28 | GPO4 | tri_state | Open-drain output configurable to reflect Power Good status or controlled by I2C register bit. |+| 29 | FBVOUT1 | input | Remote feedback sense for BUCK1 controller; connect to positive terminal of output capacitor or ground when not in use. |+| 30 | ILIM1 | input | Current limit set pin for BUCK1 controller; fit resistor from this pin to ground to set current limit or connect to ground when not in use. |+| 31 | SWA1 | output | Output of load switch A1 with 300mA capability; bypass to ground with 0.1µF ceramic capacitor. |+| 32 | PVINSWA1 | power_in | Power supply to load switch A1; bypass to ground with 1µF ceramic capacitor for transient performance. |+| 33 | DRVH1 | output | High-side gate driver output for BUCK1 controller; leave floating when not in use. |+| 34 | SW1 | passive | Switch node connection for BUCK1 controller; connect to ground when not in use. |+| 35 | BOOT1 | passive | Bootstrap pin for BUCK1 controller; connect 100nF ceramic capacitor between this pin and SW1. |+| 36 | PGNDSNS1 | power_in | Power ground sense for BUCK1; connect to ground terminal of external low-side FET or ground when not in use. |+| 37 | DRVL1 | output | Low-side gate driver output for BUCK1 controller; leave floating when not in use. |+| 38 | DRV5V_1_6 | power_in | 5V supply to BUCK1 and BUCK6 gate drivers; bypass to ground with 2.2µF ceramic capacitor. |+| 39 | DRVL6 | output | Low-side gate driver output for BUCK6 controller; leave floating when not in use. |+| 40 | PGNDSNS6 | power_in | Power ground sense for BUCK6; connect to ground terminal of external low-side FET or ground when not in use. |+| 41 | BOOT6 | passive | Bootstrap pin for BUCK6 controller; connect 100nF ceramic capacitor between this pin and SW6. |+| 42 | SW6 | passive | Switch node connection for BUCK6 controller; connect to ground when not in use. |+| 43 | DRVH6 | output | High-side gate driver output for BUCK6 controller; leave floating when not in use. |+| 44 | FBVOUT6 | input | Remote feedback sense for BUCK6 controller and reference voltage for VTT LDO regulation; connect to positive terminal or ground when not in use. |+| 45 | ILIM6 | input | Current limit set pin for BUCK6 controller; fit resistor from this pin to ground to set current limit or connect to ground when not in use. |+| 46 | PVINVTT | power_in | Power supply to VTT LDO; bypass to ground with minimum 10µF ceramic capacitor. |+| 47 | VTT | output | Output of VTT LDO for DDR memory termination; bypass to ground with 2× 22µF minimum ceramic capacitors. |+| 48 | VTTFB | input | Remote feedback sense for VTT LDO; connect to positive terminal of output capacitor or ground when not in use. |+| 49 | LDOA3 | output | LDOA3 LDO output with 0.7V to 1.5V range and 600mA capability; bypass to ground with 4.7µF ceramic capacitor. |+| 50 | PVINLDOA2_A3 | power_in | Power supply to LDOA2 and LDOA3; bypass to ground with 4.7µF ceramic capacitor. |+| 51 | LDOA2 | output | LDOA2 LDO output with 0.7V to 1.5V range and 600mA capability; bypass to ground with 4.7µF ceramic capacitor. |+| 52 | AGND | power_in | Analog ground; do not connect to thermal pad ground and connect to ground of VREF capacitor. |+| 53 | VREF | power_in | Band-gap reference output; stabilize by connecting 100nF ceramic capacitor between this pin and quiet ground. |+| 54 | LDO3P3 | output | Output of 3.3V ±5% internal LDO; bypass to ground with 4.7µF ceramic capacitor. |+| 55 | VSYS | power_in | System voltage detection (5.6V to 21V) and input to internal LDOs; bypass to ground with 1µF ceramic capacitor. |+| 56 | LDO5P0 | output | Output of 5V ±5% internal LDO or internal switch to V5ANA; bypass to ground with 4.7µF ceramic capacitor. |+| 57 | V5ANA | power_in | Bias supply used by converters BUCK3, BUCK4, and BUCK5 for regulation; must be same supply as PVINx with optional ceramic capacitor for transient performance. |+| 58 | CLK | input | I2C serial clock input supporting standard (100kHz), fast (400kHz), and ultra-fast (1MHz) modes. |+| 59 | DATA | bidirectional | I2C serial data input/output supporting standard (100kHz), fast (400kHz), and ultra-fast (1MHz) modes. |+| 60 | CTL2 | input | Active-high VR enable pin; a group of VRs can be assigned to be enabled or disabled at assertion or deassertion. |+| 61 | CTL3/SLPENB1 | input | Active-high VR enable pin or when configured as active-low sleep enable for VRs to enter sleep state. |+| 62 | CTL4 | input | Active-high VR enable pin; requires stable 7V supply during programming and generally not used for VR enable to avoid damage during OTP programming. |+| 63 | CTL5 | input | Active-high VR enable pin; a group of VRs can be assigned to be enabled or disabled at assertion or deassertion. |+| 64 | ILIM2 | input | Current limit set pin for BUCK2 controller; fit resistor from this pin to ground to set current limit or connect to ground when not in use. |+| 65 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-64-EP(8x8) |+| Category | Power Management (PMIC) |+| Pins | 65 |++## CAD (KiCad official)++- Symbol: `TPS65086100RSKR`+- Footprint: `Package_DFN_QFN:QFN-64-1EP_8x8mm_P0.4mm_EP6.5x6.5mm`+- 3D model: VQFN-64-EP(8x8) (KiCad packages3D, STEP)+- 3D model files: `tps65086100rskr-etched.step` / `tps65086100rskr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps65086100rskr.step` / `tps65086100rskr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps650861) (146 pp, sha256 `c1d4e6f8466c5c27`, retrieved 2026-10-05, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps65086100rskr-datasheet.pdf)
page.jsonadded+503@@ -0,0 +1,503 @@+{+ "slug": "tps65086100rskr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Power Management - Specialized, VQFN-64-EP(8x8). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "tps65086100rskr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tps65086100rskr.kicad_sym",+ "tps65086100rskr.kicad_mod",+ "tps65086100rskr.glb",+ "tps65086100rskr.step",+ "tps65086100rskr.lbr",+ "docs/hero.png",+ "docs/tps65086100rskr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tps65086100rskr-hero.glb",+ "tps65086100rskr-hero.overlay.json"+ ],+ "component": {+ "mpn": "TPS65086100RSKR",+ "manufacturer": "Texas Instruments",+ "package": "VQFN-64-EP(8x8)",+ "pin_count": 65,+ "category": "Power Management (PMIC)",+ "subcategory": "Power Management - Specialized",+ "datasheet": "https://www.ti.com/cn/lit/gpn/tps650861",+ "parts": {+ "symbol": "tps65086100rskr.kicad_sym",+ "footprint": "tps65086100rskr.kicad_mod",+ "model_3d": "tps65086100rskr-hero.glb",+ "model_3d_plain": "tps65086100rskr.glb",+ "model_3d_step": "tps65086100rskr-etched.step",+ "model_3d_step_plain": "tps65086100rskr.step",+ "lbr": "tps65086100rskr.lbr"+ },+ "distributor_links": {+ "lcsc": 2659218,+ "digikey": "TPS65086100RSKR-ND",+ "mouser": "595-TPS65086100RSKR"+ },+ "distributor_check": {+ "checked_at": "2026-10-05T22:30:22Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "TPS65086100RSKR-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-TPS65086100RSKR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "FBGND2",+ "type": "power_in",+ "description": "Remote negative feedback sense for BUCK2 controller; connect to negative terminal of output capacitor or ground when not in use."+ },+ {+ "number": "2",+ "name": "FBVOUT2",+ "type": "input",+ "description": "Remote positive feedback sense for BUCK2 controller; connect to positive terminal of output capacitor or ground when not in use."+ },+ {+ "number": "3",+ "name": "DRVH2",+ "type": "output",+ "description": "High-side gate driver output for BUCK2 controller; leave floating when not in use."+ },+ {+ "number": "4",+ "name": "SW2",+ "type": "passive",+ "description": "Switch node connection for BUCK2 controller; connect to ground when not in use."+ },+ {+ "number": "5",+ "name": "BOOT2",+ "type": "passive",+ "description": "Bootstrap pin for BUCK2 controller; connect 100nF ceramic capacitor between this pin and SW2."+ },+ {+ "number": "6",+ "name": "PGNDSNS2",+ "type": "power_in",+ "description": "Power ground sense for BUCK2; connect to ground terminal of external low-side FET or ground when not in use."+ },+ {+ "number": "7",+ "name": "DRVL2",+ "type": "output",+ "description": "Low-side gate driver output for BUCK2 controller; leave floating when not in use."+ },+ {+ "number": "8",+ "name": "DRV5V_2_A1",+ "type": "power_in",+ "description": "5V supply to BUCK2 gate driver and LDOA1; bypass to ground with 2.2µF ceramic capacitor."+ },+ {+ "number": "9",+ "name": "LDOA1",+ "type": "output",+ "description": "LDOA1 LDO output with 200mA capability; bypass to ground with 4.7µF ceramic capacitor."+ },+ {+ "number": "10",+ "name": "LX3",+ "type": "passive",+ "description": "Switch node connection for BUCK3 converter; leave floating when not in use."+ },+ {+ "number": "11",+ "name": "PVIN3",+ "type": "power_in",+ "description": "Power input to BUCK3 converter (3V to 5.5V); bypass to ground with 10µF ceramic capacitor."+ },+ {+ "number": "12",+ "name": "FB3",+ "type": "input",+ "description": "Remote feedback sense for BUCK3 converter with 3A output; connect to positive terminal of output capacitor or ground when not in use."+ },+ {+ "number": "13",+ "name": "CTL1",+ "type": "input",+ "description": "Active-high VR enable pin; a group of VRs can be assigned to be enabled or disabled at assertion or deassertion."+ },+ {+ "number": "14",+ "name": "CTL6/SLPENB2",+ "type": "input",+ "description": "Active-high VR enable pin or when configured as active-low sleep enable for VRs to enter sleep state."+ },+ {+ "number": "15",+ "name": "IRQB",+ "type": "tri_state",+ "description": "Open-drain output interrupt pin; requires 7V supply for OTP programming and bypassing to ground with 1µF capacitor."+ },+ {+ "number": "16",+ "name": "GPO1",+ "type": "output",+ "description": "General purpose output configurable as open-drain or push-pull to reflect Power Good status or controlled by I2C register."+ },+ {+ "number": "17",+ "name": "SWB1",+ "type": "output",+ "description": "Output of load switch B1 with 300mA capability; bypass to ground with 0.1µF ceramic capacitor."+ },+ {+ "number": "18",+ "name": "PVINSWB1_B2",+ "type": "power_in",+ "description": "Power supply to load switches B1 and B2; bypass to ground with 1µF ceramic capacitor for transient performance."+ },+ {+ "number": "19",+ "name": "SWB2",+ "type": "output",+ "description": "Output of load switch B2 with 300mA capability; bypass to ground with 0.1µF ceramic capacitor."+ },+ {+ "number": "20",+ "name": "LX5",+ "type": "passive",+ "description": "Switch node connection for BUCK5 converter; leave floating when not in use."+ },+ {+ "number": "21",+ "name": "PVIN5",+ "type": "power_in",+ "description": "Power input to BUCK5 converter (3V to 5.5V); bypass to ground with 10µF ceramic capacitor."+ },+ {+ "number": "22",+ "name": "FB5",+ "type": "input",+ "description": "Remote feedback sense for BUCK5 converter with 3A output; connect to positive terminal of output capacitor or ground when not in use."+ },+ {+ "number": "23",+ "name": "FB4",+ "type": "input",+ "description": "Remote feedback sense for BUCK4 converter with 3A output; connect to positive terminal of output capacitor or ground when not in use."+ },+ {+ "number": "24",+ "name": "PVIN4",+ "type": "power_in",+ "description": "Power input to BUCK4 converter (3V to 5.5V); bypass to ground with 10µF ceramic capacitor."+ },+ {+ "number": "25",+ "name": "LX4",+ "type": "passive",+ "description": "Switch node connection for BUCK4 converter; leave floating when not in use."+ },+ {+ "number": "26",+ "name": "GPO2",+ "type": "output",+ "description": "General purpose output configurable as open-drain or push-pull to reflect Power Good status or controlled by I2C register."+ },+ {+ "number": "27",+ "name": "GPO3",+ "type": "output",+ "description": "General purpose output configurable as open-drain or push-pull to reflect Power Good status or controlled by I2C register."+ },+ {+ "number": "28",+ "name": "GPO4",+ "type": "tri_state",+ "description": "Open-drain output configurable to reflect Power Good status or controlled by I2C register bit."+ },+ {+ "number": "29",+ "name": "FBVOUT1",+ "type": "input",+ "description": "Remote feedback sense for BUCK1 controller; connect to positive terminal of output capacitor or ground when not in use."+ },+ {+ "number": "30",+ "name": "ILIM1",+ "type": "input",+ "description": "Current limit set pin for BUCK1 controller; fit resistor from this pin to ground to set current limit or connect to ground when not in use."+ },+ {+ "number": "31",+ "name": "SWA1",+ "type": "output",+ "description": "Output of load switch A1 with 300mA capability; bypass to ground with 0.1µF ceramic capacitor."+ },+ {+ "number": "32",+ "name": "PVINSWA1",+ "type": "power_in",+ "description": "Power supply to load switch A1; bypass to ground with 1µF ceramic capacitor for transient performance."+ },+ {+ "number": "33",+ "name": "DRVH1",+ "type": "output",+ "description": "High-side gate driver output for BUCK1 controller; leave floating when not in use."+ },+ {+ "number": "34",+ "name": "SW1",+ "type": "passive",+ "description": "Switch node connection for BUCK1 controller; connect to ground when not in use."+ },+ {+ "number": "35",+ "name": "BOOT1",+ "type": "passive",+ "description": "Bootstrap pin for BUCK1 controller; connect 100nF ceramic capacitor between this pin and SW1."+ },+ {+ "number": "36",+ "name": "PGNDSNS1",+ "type": "power_in",+ "description": "Power ground sense for BUCK1; connect to ground terminal of external low-side FET or ground when not in use."+ },+ {+ "number": "37",+ "name": "DRVL1",+ "type": "output",+ "description": "Low-side gate driver output for BUCK1 controller; leave floating when not in use."+ },+ {+ "number": "38",+ "name": "DRV5V_1_6",+ "type": "power_in",+ "description": "5V supply to BUCK1 and BUCK6 gate drivers; bypass to ground with 2.2µF ceramic capacitor."+ },+ {+ "number": "39",+ "name": "DRVL6",+ "type": "output",+ "description": "Low-side gate driver output for BUCK6 controller; leave floating when not in use."+ },+ {+ "number": "40",+ "name": "PGNDSNS6",+ "type": "power_in",+ "description": "Power ground sense for BUCK6; connect to ground terminal of external low-side FET or ground when not in use."+ },+ {+ "number": "41",+ "name": "BOOT6",+ "type": "passive",+ "description": "Bootstrap pin for BUCK6 controller; connect 100nF ceramic capacitor between this pin and SW6."+ },+ {+ "number": "42",+ "name": "SW6",+ "type": "passive",+ "description": "Switch node connection for BUCK6 controller; connect to ground when not in use."+ },+ {+ "number": "43",+ "name": "DRVH6",+ "type": "output",+ "description": "High-side gate driver output for BUCK6 controller; leave floating when not in use."+ },+ {+ "number": "44",+ "name": "FBVOUT6",+ "type": "input",+ "description": "Remote feedback sense for BUCK6 controller and reference voltage for VTT LDO regulation; connect to positive terminal or ground when not in use."+ },+ {+ "number": "45",+ "name": "ILIM6",+ "type": "input",+ "description": "Current limit set pin for BUCK6 controller; fit resistor from this pin to ground to set current limit or connect to ground when not in use."+ },+ {+ "number": "46",+ "name": "PVINVTT",+ "type": "power_in",+ "description": "Power supply to VTT LDO; bypass to ground with minimum 10µF ceramic capacitor."+ },+ {+ "number": "47",+ "name": "VTT",+ "type": "output",+ "description": "Output of VTT LDO for DDR memory termination; bypass to ground with 2× 22µF minimum ceramic capacitors."+ },+ {+ "number": "48",+ "name": "VTTFB",+ "type": "input",+ "description": "Remote feedback sense for VTT LDO; connect to positive terminal of output capacitor or ground when not in use."+ },+ {+ "number": "49",+ "name": "LDOA3",+ "type": "output",+ "description": "LDOA3 LDO output with 0.7V to 1.5V range and 600mA capability; bypass to ground with 4.7µF ceramic capacitor."+ },+ {+ "number": "50",+ "name": "PVINLDOA2_A3",+ "type": "power_in",+ "description": "Power supply to LDOA2 and LDOA3; bypass to ground with 4.7µF ceramic capacitor."+ },+ {+ "number": "51",+ "name": "LDOA2",+ "type": "output",+ "description": "LDOA2 LDO output with 0.7V to 1.5V range and 600mA capability; bypass to ground with 4.7µF ceramic capacitor."+ },+ {+ "number": "52",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground; do not connect to thermal pad ground and connect to ground of VREF capacitor."+ },+ {+ "number": "53",+ "name": "VREF",+ "type": "power_in",+ "description": "Band-gap reference output; stabilize by connecting 100nF ceramic capacitor between this pin and quiet ground."+ },+ {+ "number": "54",+ "name": "LDO3P3",+ "type": "output",+ "description": "Output of 3.3V ±5% internal LDO; bypass to ground with 4.7µF ceramic capacitor."+ },+ {+ "number": "55",+ "name": "VSYS",+ "type": "power_in",+ "description": "System voltage detection (5.6V to 21V) and input to internal LDOs; bypass to ground with 1µF ceramic capacitor."+ },+ {+ "number": "56",+ "name": "LDO5P0",+ "type": "output",+ "description": "Output of 5V ±5% internal LDO or internal switch to V5ANA; bypass to ground with 4.7µF ceramic capacitor."+ },+ {+ "number": "57",+ "name": "V5ANA",+ "type": "power_in",+ "description": "Bias supply used by converters BUCK3, BUCK4, and BUCK5 for regulation; must be same supply as PVINx with optional ceramic capacitor for transient performance."+ },+ {+ "number": "58",+ "name": "CLK",+ "type": "input",+ "description": "I2C serial clock input supporting standard (100kHz), fast (400kHz), and ultra-fast (1MHz) modes."+ },+ {+ "number": "59",+ "name": "DATA",+ "type": "bidirectional",+ "description": "I2C serial data input/output supporting standard (100kHz), fast (400kHz), and ultra-fast (1MHz) modes."+ },+ {+ "number": "60",+ "name": "CTL2",+ "type": "input",+ "description": "Active-high VR enable pin; a group of VRs can be assigned to be enabled or disabled at assertion or deassertion."+ },+ {+ "number": "61",+ "name": "CTL3/SLPENB1",+ "type": "input",+ "description": "Active-high VR enable pin or when configured as active-low sleep enable for VRs to enter sleep state."+ },+ {+ "number": "62",+ "name": "CTL4",+ "type": "input",+ "description": "Active-high VR enable pin; requires stable 7V supply during programming and generally not used for VR enable to avoid damage during OTP programming."+ },+ {+ "number": "63",+ "name": "CTL5",+ "type": "input",+ "description": "Active-high VR enable pin; a group of VRs can be assigned to be enabled or disabled at assertion or deassertion."+ },+ {+ "number": "64",+ "name": "ILIM2",+ "type": "input",+ "description": "Current limit set pin for BUCK2 controller; fit resistor from this pin to ground to set current limit or connect to ground when not in use."+ },+ {+ "number": "65",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "exposed pad 65 added from the footprint",+ "dropped thermal pad ['EP'] absent from footprint"+ ],+ "pages_sent": 18,+ "cost_usd": 0.2495,+ "at": "2026-10-05T22:30:02"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/tps650861",+ "pages": 146,+ "sha256": "c1d4e6f8466c5c27",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 65,+ "described": 65,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}