← Commit history

Set visibility: public

Ray ·0b66c3d342 ·9d ago ·parent 4834b83
1 file changed +13−10
page.json+13−10
@@ -65,13 +65,13 @@         "number": "3",         "name": "CNTL1",         "type": "input",-        "description": "Logic level input which starts or stops channel 1; internal 6-\u00b5A current source pulls VCNTL1 up to VBP5 when floating."+        "description": "Logic level input which starts or stops channel 1; internal 6-µA current source pulls VCNTL1 up to VBP5 when floating."       },       {         "number": "4",         "name": "CNTL2",         "type": "input",-        "description": "Logic level input which starts or stops channel 2; internal 6-\u00b5A current source pulls VCNTL2 up to VBP5 when floating."+        "description": "Logic level input which starts or stops channel 2; internal 6-µA current source pulls VCNTL2 up to VBP5 when floating."       },       {         "number": "5",@@ -149,13 +149,13 @@         "number": "17",         "name": "FLT2",         "type": "bidirectional",-        "description": "Fault signal pin for channel 2 with internal 100-k\u03a9 resistor pulling to BP3."+        "description": "Fault signal pin for channel 2 with internal 100-kΩ resistor pulling to BP3."       },       {         "number": "18",         "name": "CS2N",         "type": "input",-        "description": "Negative pin of current sense amplifier for channel 2; internal 4-k\u03a9 resistor pulls to 1.24V during smart power mode."+        "description": "Negative pin of current sense amplifier for channel 2; internal 4-kΩ resistor pulls to 1.24V during smart power mode."       },       {         "number": "19",@@ -191,19 +191,19 @@         "number": "24",         "name": "VDD",         "type": "power_in",-        "description": "Power input to controller with operating voltage range 4.5V to 20V; bypass with 1\u00b5F minimum low-ESR ceramic capacitor to AGND."+        "description": "Power input to controller with operating voltage range 4.5V to 20V; bypass with 1µF minimum low-ESR ceramic capacitor to AGND."       },       {         "number": "25",         "name": "BP5",         "type": "power_out",-        "description": "Regulated 5V output from internal regulator; bypass with 1\u00b5F minimum low-ESR ceramic capacitor to PGND."+        "description": "Regulated 5V output from internal regulator; bypass with 1µF minimum low-ESR ceramic capacitor to PGND."       },       {         "number": "26",         "name": "BP3",         "type": "power_out",-        "description": "Regulated 3.3V output for logic bias; bypass with 0.33\u00b5F minimum low-ESR ceramic capacitor to AGND."+        "description": "Regulated 3.3V output for logic bias; bypass with 0.33µF minimum low-ESR ceramic capacitor to AGND."       },       {         "number": "27",@@ -245,13 +245,13 @@         "number": "33",         "name": "CS1N",         "type": "input",-        "description": "Negative pin of current sense amplifier for channel 1; internal 4-k\u03a9 resistor pulls to 1.24V during smart power mode."+        "description": "Negative pin of current sense amplifier for channel 1; internal 4-kΩ resistor pulls to 1.24V during smart power mode."       },       {         "number": "34",         "name": "FLT1",         "type": "bidirectional",-        "description": "Fault signal pin for channel 1 with internal 100-k\u03a9 resistor pulling to BP3."+        "description": "Fault signal pin for channel 1 with internal 100-kΩ resistor pulling to BP3."       },       {         "number": "35",@@ -373,5 +373,8 @@     "docs/tps40428rhat-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file