component
TPS3840DL19DBVR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+8−5@@ -53,13 +53,13 @@ "number": "1", "name": "RESET", "type": "tri_state",- "description": "Low-level active open-drain output asserted when MR pin pulled to logic low (\u2264600mV) or VDD drops below 1.9V threshold, released to high impedance after reset delay time when VDD rises above 2.0V and MR is floating or pulled high (\u22650.7\u00d7VDD)."+ "description": "Low-level active open-drain output asserted when MR pin pulled to logic low (≤600mV) or VDD drops below 1.9V threshold, released to high impedance after reset delay time when VDD rises above 2.0V and MR is floating or pulled high (≥0.7×VDD)." }, { "number": "2", "name": "VDD", "type": "power_in",- "description": "Input power supply voltage monitored by internal comparator; operating range 1.5V to 10V with quiescent current 300nA typical (700nA maximum) from -40\u00b0C to 125\u00b0C."+ "description": "Input power supply voltage monitored by internal comparator; operating range 1.5V to 10V with quiescent current 300nA typical (700nA maximum) from -40°C to 125°C." }, { "number": "3",@@ -71,13 +71,13 @@ "number": "4", "name": "MR", "type": "input",- "description": "Manual reset (active-low) input; pull to logic low (\u2264600mV) with pulse width \u2265300ns to assert reset; float or pull high (\u22650.7\u00d7VDD) to release after reset delay time, with internal 100k\u03a9 pull-up resistor."+ "description": "Manual reset (active-low) input; pull to logic low (≤600mV) with pulse width ≥300ns to assert reset; float or pull high (≥0.7×VDD) to release after reset delay time, with internal 100kΩ pull-up resistor." }, { "number": "5", "name": "CT", "type": "passive",- "description": "Capacitor timing pin for user-programmable reset delay time; connect external capacitor (\u226410\u00b5F) between this pin and GND to set delay from 50\u00b5s (no capacitor) to 6.2 seconds (10\u00b5F), or leave floating for 50\u00b5s minimum fixed delay."+ "description": "Capacitor timing pin for user-programmable reset delay time; connect external capacitor (≤10µF) between this pin and GND to set delay from 50µs (no capacitor) to 6.2 seconds (10µF), or leave floating for 50µs minimum fixed delay." } ], "provenance": {@@ -155,5 +155,8 @@ "docs/tps3840dl19dbvr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }