← Commit history

Set visibility: public

Ray ·07d020cdd0 · ·parent 19d7934
1 file changed +7−4
page.json+7−4
@@ -32,7 +32,7 @@         "number": "1",         "name": "RESET",         "type": "output",-        "description": "Active-low reset output. Asserts low when VDD drops below the 2.93 V threshold (VIT-) or when MR is pulled low, and stays low for the reset delay td (200 ms typ) after VDD returns above threshold. Push-pull output, VOH >= 0.8*VDD at IOH = -30 \u00b5A, VOL <= 0.4 V at IOL = 1.2 mA."+        "description": "Active-low reset output. Asserts low when VDD drops below the 2.93 V threshold (VIT-) or when MR is pulled low, and stays low for the reset delay td (200 ms typ) after VDD returns above threshold. Push-pull output, VOH >= 0.8*VDD at IOH = -30 µA, VOL <= 0.4 V at IOL = 1.2 mA."       },       {         "number": "2",@@ -44,7 +44,7 @@         "number": "3",         "name": "MR",         "type": "input",-        "description": "Manual reset input, active low. A logic low on MR forces RESET active; RESET stays asserted for td (200 ms typ) after MR returns high. VIH >= 0.7*VDD, VIL <= 0.3*VDD, minimum pulse width 1 \u00b5s. Has an internal ~52 k\u03a9 pull-up to VDD, so may be left open if unused."+        "description": "Manual reset input, active low. A logic low on MR forces RESET active; RESET stays asserted for td (200 ms typ) after MR returns high. VIH >= 0.7*VDD, VIL <= 0.3*VDD, minimum pulse width 1 µs. Has an internal ~52 kΩ pull-up to VDD, so may be left open if unused."       },       {         "number": "4",@@ -56,7 +56,7 @@         "number": "5",         "name": "VDD",         "type": "power_in",-        "description": "Supply input, 1.1 V to 5.5 V operating range (6 V absolute maximum). Monitored against the internal 2.93 V threshold (VIT-, TPS3823-33). Bypass with a 0.1 \u00b5F ceramic capacitor near the pin for threshold stability."+        "description": "Supply input, 1.1 V to 5.5 V operating range (6 V absolute maximum). Monitored against the internal 2.93 V threshold (VIT-, TPS3823-33). Bypass with a 0.1 µF ceramic capacitor near the pin for threshold stability."       }     ],     "provenance": {@@ -120,5 +120,8 @@     "docs/tps3823-33dbvr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file