component
TPS3808G33QDBVRQ1
Public Made by Adomby adom
Texas Instruments Supervisor and Reset ICs, SOT-23-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+9−6@@ -32,7 +32,7 @@ "number": "1", "name": "RESET", "type": "output",- "description": "Active-low open-drain reset output. Driven low when SENSE drops below VIT (3.07 V typ) or MR is pulled low; released high after the programmed reset delay once SENSE is above VIT and MR is high. Requires a 10 k\u03a9 to 1 M\u03a9 pull-up (may pull to a rail higher than VDD). Max IRESET = 5 mA."+ "description": "Active-low open-drain reset output. Driven low when SENSE drops below VIT (3.07 V typ) or MR is pulled low; released high after the programmed reset delay once SENSE is above VIT and MR is high. Requires a 10 kΩ to 1 MΩ pull-up (may pull to a rail higher than VDD). Max IRESET = 5 mA." }, { "number": "2",@@ -44,25 +44,25 @@ "number": "3", "name": "MR", "type": "input",- "description": "Active-low manual reset input. Driving this pin low asserts RESET. Internally pulled to VDD through a ~90 k\u03a9 resistor (70 k\u03a9 min), so it may be left floating if unused. VIL \u2264 0.3\u00b7VDD, VIH \u2265 0.7\u00b7VDD."+ "description": "Active-low manual reset input. Driving this pin low asserts RESET. Internally pulled to VDD through a ~90 kΩ resistor (70 kΩ min), so it may be left floating if unused. VIL ≤ 0.3·VDD, VIH ≥ 0.7·VDD." }, { "number": "4", "name": "CT", "type": "input",- "description": "Reset-delay programming pin. Leaving open selects the fixed 20 ms delay; tying to VDD via a 40 k\u03a9 resistor selects 300 ms; connecting a ground-referenced capacitor \u2265100 pF programs a user delay of 1.25 ms to 10 s. Input capacitance ~5 pF."+ "description": "Reset-delay programming pin. Leaving open selects the fixed 20 ms delay; tying to VDD via a 40 kΩ resistor selects 300 ms; connecting a ground-referenced capacitor ≥100 pF programs a user delay of 1.25 ms to 10 s. Input capacitance ~5 pF." }, { "number": "5", "name": "SENSE", "type": "input",- "description": "Voltage-sense input connected to the monitored supply. RESET is asserted when this pin drops below the threshold voltage VIT (3.07 V typical for the G33 option). Very high input impedance; ISENSE \u2264 25 nA. Recommended range 0 V to VDD."+ "description": "Voltage-sense input connected to the monitored supply. RESET is asserted when this pin drops below the threshold voltage VIT (3.07 V typical for the G33 option). Very high input impedance; ISENSE ≤ 25 nA. Recommended range 0 V to VDD." }, { "number": "6", "name": "VDD", "type": "power_in",- "description": "Supply voltage, 1.8 V to 6.5 V (absolute max 7 V). Typical IDD = 2.4 \u00b5A at 3.3 V. Bypass with a 0.1 \u00b5F ceramic capacitor close to the pin."+ "description": "Supply voltage, 1.8 V to 6.5 V (absolute max 7 V). Typical IDD = 2.4 µA at 3.3 V. Bypass with a 0.1 µF ceramic capacitor close to the pin." } ], "provenance": {@@ -126,5 +126,8 @@ "docs/tps3808g33qdbvrq1-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }