component
TPS3808G01DBVR
Public Made by Adomby adom
Texas Instruments Supervisor and Reset ICs, SOT-23-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+104−8@@ -1,13 +1,114 @@ {+ "schema_version": 1,+ "type": "component", "slug": "tps3808g01dbvr",+ "title": "TPS3808G01DBVR",+ "brief": "Texas Instruments Supervisor and Reset ICs, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Texas Instruments Supervisor and Reset ICs, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "pmic", "tps3808g01dbvr" ],+ "component": {+ "mpn": "TPS3808G01DBVR",+ "manufacturer": "Texas Instruments",+ "package": "SOT-23-6",+ "pin_count": 6,+ "category": "PMIC",+ "subcategory": "Supervisor and Reset ICs",+ "datasheet": "https://www.ti.com/lit/ds/symlink/tps3808g01.pdf",+ "parts": {+ "symbol": "tps3808g01dbvr.kicad_sym",+ "footprint": "tps3808g01dbvr.kicad_mod",+ "model_3d": "tps3808g01dbvr.glb",+ "model_3d_step": "tps3808g01dbvr.step",+ "lbr": "tps3808g01dbvr.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "RESET",+ "type": "output",+ "description": "Active-low, open-drain RESET output. Driven low when SENSE < VIT or MR is low, and remains asserted for the programmed reset delay (td) after both conditions clear. Requires an external pull-up (10 k\u03a9 to 1 M\u03a9); can be pulled above VDD. IOL = 1 mA at VOL \u2264 0.4 V (VDD \u2265 1.8 V)."+ },+ {+ "number": "2",+ "name": "GND",+ "type": "power_in",+ "description": "Device ground reference."+ },+ {+ "number": "3",+ "name": "MR",+ "type": "input",+ "description": "Active-low manual reset input. Driving MR low asserts RESET. Internally pulled up to VDD by a 90 k\u03a9 (typ, 70 k\u03a9 min) resistor, so it may be left open if unused. VIL \u2264 0.3\u00b7VDD, VIH \u2265 0.7\u00b7VDD."+ },+ {+ "number": "4",+ "name": "CT",+ "type": "input",+ "description": "Reset-period programming pin. Leaving CT open gives ~20 ms delay; tying CT to VDD via a 40 k\u03a9-200 k\u03a9 resistor gives ~300 ms; connecting a ground-referenced capacitor (\u2265100 pF) gives user-programmable delay from 1.25 ms to 10 s."+ },+ {+ "number": "5",+ "name": "SENSE",+ "type": "input",+ "description": "Analog voltage-sense input. Compared to internal threshold VIT (0.405 V for the G01 adjustable version). RESET is asserted when VSENSE drops below VIT. Input current typ \u00b11.7 nA (\u00b125 nA max for G01). Absolute max 6.5 V."+ },+ {+ "number": "6",+ "name": "VDD",+ "type": "power_in",+ "description": "Supply voltage input, 1.7 V to 6.5 V operating range. TI recommends a 0.1 \u00b5F ceramic bypass capacitor close to the pin. Typical IDD = 2.4 \u00b5A at VDD = 3.3 V."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/tps3808g01.pdf",+ "pages": 32,+ "sha256": "63670cc6ecf265b6",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 6,+ "described": 6,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Texas Instruments",+ "Package": "SOT-23-6",+ "Category": "PMIC",+ "Pins": "6"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "tps3808g01dbvr"+ ],+ "discovery_pitch": "TPS3808G01DBVR (Texas Instruments) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +126,5 @@ "docs/tps3808g01dbvr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }