component
TPS2052DR
Public Made by Adomby adom
Texas Instruments Power Distribution Switches, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+44@@ -0,0 +1,44 @@+# TPS2052DR++**Texas Instruments** · Power Distribution Switches · SOIC-8++TPS2052DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | GND | power_in | Ground reference for the device. |+| 2 | IN | power_in | Input voltage to the two high-side power switches, with an operating range of 2.7 V to 5.5 V. |+| 3 | EN1 | input | Enable input for power switch IN-OUT1; on the TPS2052 a logic high turns the switch on, and the input is compatible with TTL and CMOS logic levels. |+| 4 | EN2 | input | Enable input for power switch IN-OUT2; on the TPS2052 a logic high turns the switch on, and the input is compatible with TTL and CMOS logic levels. |+| 5 | OC2 | output | Open-drain overcurrent/overtemperature output for power switch IN-OUT2, asserted active low while the fault condition persists. |+| 6 | OUT2 | power_out | Power-switch output for channel 2 (N-channel MOSFET high-side switch, 135 mΩ maximum at VIN = 5 V, minimum 500 mA per switch). |+| 7 | OUT1 | power_out | Power-switch output for channel 1 (N-channel MOSFET high-side switch, 135 mΩ maximum at VIN = 5 V, minimum 500 mA per switch). |+| 8 | OC1 | output | Open-drain overcurrent/overtemperature output for power switch IN-OUT1, asserted active low while the fault condition persists. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-8 |+| Category | Power Management (PMIC) |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `TPS2052DR`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8 (KiCad packages3D, STEP)+- 3D model files: `tps2052dr-etched.step` / `tps2052dr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps2052dr.step` / `tps2052dr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/tps2052.pdf) (27 pp, sha256 `317ebf8ca7ddb20d`, retrieved 2026-10-08, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps2052dr-datasheet.pdf)
page.jsonadded+200@@ -0,0 +1,200 @@+{+ "slug": "tps2052dr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Power Distribution Switches, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "tps2052dr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tps2052dr.kicad_sym",+ "tps2052dr.kicad_mod",+ "tps2052dr.glb",+ "tps2052dr.step",+ "tps2052dr.lbr",+ "docs/hero.png",+ "docs/tps2052dr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tps2052dr-hero.glb",+ "tps2052dr-hero.overlay.json"+ ],+ "component": {+ "mpn": "TPS2052DR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-8",+ "pin_count": 8,+ "category": "Power Management (PMIC)",+ "subcategory": "Power Distribution Switches",+ "datasheet": "https://www.ti.com/lit/ds/symlink/tps2052.pdf",+ "parts": {+ "symbol": "tps2052dr.kicad_sym",+ "footprint": "tps2052dr.kicad_mod",+ "model_3d": "tps2052dr-hero.glb",+ "model_3d_plain": "tps2052dr.glb",+ "model_3d_step": "tps2052dr-etched.step",+ "model_3d_step_plain": "tps2052dr.step",+ "lbr": "tps2052dr.lbr"+ },+ "distributor_links": {+ "lcsc": "C2150338",+ "digikey": "296-2577-2-ND",+ "mouser": "595-TPS2052DR"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T01:36:59Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-2577-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-TPS2052DR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference for the device."+ },+ {+ "number": "2",+ "name": "IN",+ "type": "power_in",+ "description": "Input voltage to the two high-side power switches, with an operating range of 2.7 V to 5.5 V."+ },+ {+ "number": "3",+ "name": "EN1",+ "type": "input",+ "description": "Enable input for power switch IN-OUT1; on the TPS2052 a logic high turns the switch on, and the input is compatible with TTL and CMOS logic levels."+ },+ {+ "number": "4",+ "name": "EN2",+ "type": "input",+ "description": "Enable input for power switch IN-OUT2; on the TPS2052 a logic high turns the switch on, and the input is compatible with TTL and CMOS logic levels."+ },+ {+ "number": "5",+ "name": "OC2",+ "type": "output",+ "description": "Open-drain overcurrent/overtemperature output for power switch IN-OUT2, asserted active low while the fault condition persists."+ },+ {+ "number": "6",+ "name": "OUT2",+ "type": "power_out",+ "description": "Power-switch output for channel 2 (N-channel MOSFET high-side switch, 135 mΩ maximum at VIN = 5 V, minimum 500 mA per switch)."+ },+ {+ "number": "7",+ "name": "OUT1",+ "type": "power_out",+ "description": "Power-switch output for channel 1 (N-channel MOSFET high-side switch, 135 mΩ maximum at VIN = 5 V, minimum 500 mA per switch)."+ },+ {+ "number": "8",+ "name": "OC1",+ "type": "output",+ "description": "Open-drain overcurrent/overtemperature output for power switch IN-OUT1, asserted active low while the fault condition persists."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet covers TPS2042 and TPS2052 in both D (SOIC) and P (PDIP) packages. The pinout above is; Pin types are my KiCad ERC classification, not printed in the datasheet. The datasheet lists IN and ; The TPS2052 enable polarity is active high (EN1 and EN2 at pins 3 and 4). This comes from the Termin"+ ],+ "pages_sent": 6,+ "cost_usd": 0.0434,+ "at": "2026-10-08T01:36:42"+ },+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/tps2052.pdf",+ "pages": 27,+ "sha256": "317ebf8ca7ddb20d",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "tps2052dr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 4.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "tps2052dr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 4.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "4fa23eeb57827ffd00370a2c448e836286dfb30ac56283e56e3a45c73f03ab63",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}