component
TLE2021IDR
Public Made by Adomby adom
Texas Instruments Precision Op Amps, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+44@@ -0,0 +1,44 @@+# TLE2021IDR++**Texas Instruments** · Precision Op Amps · SOIC-8++TLE2021IDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | OFFSET N1 | passive | External input offset voltage adjustment terminal for trimming the input offset voltage of the amplifier. |+| 2 | -IN | input | Inverting input of the amplifier; differential input voltage is limited to about ±600 mV without external limiting resistance, and input current to ±1 mA per input. |+| 3 | +IN | input | Noninverting input of the amplifier; the common-mode input range includes the negative rail, which supports single-supply operation. |+| 4 | VCC- | power_in | Negative (lowest) power supply; operates as ±2 V to ±20 V dual supply or 4 V to 40 V single supply (VCC = VCC+ minus VCC-). |+| 5 | OFFSET N2 | passive | External input offset voltage adjustment terminal for trimming the input offset voltage of the amplifier; pin number taken from Figure 5-1, as Table 5-1 lists it as pin 2. |+| 6 | OUT | output | Amplifier output; output current is limited to ±20 mA per output for the TLE2021 and the output must not be shorted to VCC+. |+| 7 | VCC+ | power_in | Positive (highest) power supply; the total current into VCC+ is limited to 80 mA. |+| 8 | NC | unconnected | No internal connection; leave unconnected. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-8 |+| Category | Amplifiers/Comparators |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `TLE2021IDR`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8 (KiCad packages3D, STEP)+- 3D model files: `tle2021idr-etched.step` / `tle2021idr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tle2021idr.step` / `tle2021idr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/tle2021.pdf) (57 pp, sha256 `8e287cc732a67667`, retrieved 2026-10-08, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tle2021idr-datasheet.pdf)
page.jsonadded+200@@ -0,0 +1,200 @@+{+ "slug": "tle2021idr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Precision Op Amps, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "amplifiers-comparators",+ "tle2021idr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tle2021idr.kicad_sym",+ "tle2021idr.kicad_mod",+ "tle2021idr.glb",+ "tle2021idr.step",+ "tle2021idr.lbr",+ "docs/hero.png",+ "docs/tle2021idr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tle2021idr-hero.glb",+ "tle2021idr-hero.overlay.json"+ ],+ "component": {+ "mpn": "TLE2021IDR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-8",+ "pin_count": 8,+ "category": "Amplifiers/Comparators",+ "subcategory": "Precision Op Amps",+ "datasheet": "https://www.ti.com/lit/ds/symlink/tle2021.pdf",+ "parts": {+ "symbol": "tle2021idr.kicad_sym",+ "footprint": "tle2021idr.kicad_mod",+ "model_3d": "tle2021idr-hero.glb",+ "model_3d_plain": "tle2021idr.glb",+ "model_3d_step": "tle2021idr-etched.step",+ "model_3d_step_plain": "tle2021idr.step",+ "lbr": "tle2021idr.lbr"+ },+ "distributor_links": {+ "lcsc": "C130034",+ "digikey": "296-41688-2-ND",+ "mouser": "595-TLE2021IDR"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T18:58:08Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-41688-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-TLE2021IDR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "OFFSET N1",+ "type": "passive",+ "description": "External input offset voltage adjustment terminal for trimming the input offset voltage of the amplifier."+ },+ {+ "number": "2",+ "name": "–IN",+ "type": "input",+ "description": "Inverting input of the amplifier; differential input voltage is limited to about ±600 mV without external limiting resistance, and input current to ±1 mA per input."+ },+ {+ "number": "3",+ "name": "+IN",+ "type": "input",+ "description": "Noninverting input of the amplifier; the common-mode input range includes the negative rail, which supports single-supply operation."+ },+ {+ "number": "4",+ "name": "VCC–",+ "type": "power_in",+ "description": "Negative (lowest) power supply; operates as ±2 V to ±20 V dual supply or 4 V to 40 V single supply (VCC = VCC+ minus VCC-)."+ },+ {+ "number": "5",+ "name": "OFFSET N2",+ "type": "passive",+ "description": "External input offset voltage adjustment terminal for trimming the input offset voltage of the amplifier; pin number taken from Figure 5-1, as Table 5-1 lists it as pin 2."+ },+ {+ "number": "6",+ "name": "OUT",+ "type": "output",+ "description": "Amplifier output; output current is limited to ±20 mA per output for the TLE2021 and the output must not be shorted to VCC+."+ },+ {+ "number": "7",+ "name": "VCC+",+ "type": "power_in",+ "description": "Positive (highest) power supply; the total current into VCC+ is limited to 80 mA."+ },+ {+ "number": "8",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection; leave unconnected."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Datasheet conflict: Table 5-1 lists OFFSET N2 as pin 2, but Figure 5-1 (and the standard 8-pin SOIC ; Pin 8 is NC in the D package. Table 5-1 labels it as NC with a dash for type in the table and as 'No; The datasheet does not give a KiCad type for the offset-adjust pins. 'passive' was chosen as the clo"+ ],+ "pages_sent": 12,+ "cost_usd": 0.0777,+ "at": "2026-10-08T18:57:38"+ },+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/tle2021.pdf",+ "pages": 57,+ "sha256": "8e287cc732a67667",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "tle2021idr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 4.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "tle2021idr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 4.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "a4739c969633152128cda3eab1c1dd9a278d54fff3dd0e100f48a0f3f3b11eb7",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}