← Commit history

Initial commit: component/tip102

Ray ·1c1cfd825a ·1d ago
2 files changed +170
README.mdadded+39
@@ -0,0 +1,39 @@+# TIP102++**STMicroelectronics** · Darlington Transistors · TO-220++TIP102 from STMicroelectronics, in a TO-220. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | B | input | Base of the NPN Darlington; the datasheet gives IB max 1 A, VEBO max 5 V and a typical 5 kΩ R1 / 150 Ω R2 network. |+| 2 | C | passive | Collector (also the tab); VCEO 100 V, VCBO 100 V, IC 8 A continuous and 15 A peak, with an antiparallel collector-emitter diode. |+| 3 | E | passive | Emitter of the Darlington; the antiparallel diode is connected between emitter and collector, with VF max 2.8 V at IF = 10 A. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TO-220 |+| Category | Transistors/Thyristors |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `TIP102`+- Footprint: `Package_TO_SOT_THT:TO-220-3_Vertical`+- 3D model: TO-220 (KiCad packages3D, STEP)+- 3D model files: `tip102-etched.step` / `tip102-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tip102.step` / `tip102.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588889852800196608) (4 pp, sha256 `4238c6fc76fd220a`, retrieved 2026-10-06, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tip102-datasheet.pdf)
page.jsonadded+131
@@ -0,0 +1,131 @@+{+  "slug": "tip102",+  "version": "0.1.0",+  "type": "component",+  "description": "STMicroelectronics Darlington Transistors, TO-220. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "transistors-thyristors",+    "tip102",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "tip102.kicad_sym",+    "tip102.kicad_mod",+    "tip102.glb",+    "tip102.step",+    "tip102.lbr",+    "docs/hero.png",+    "docs/tip102-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "tip102-hero.glb",+    "tip102-hero.overlay.json"+  ],+  "component": {+    "mpn": "TIP102",+    "manufacturer": "STMicroelectronics",+    "package": "TO-220",+    "pin_count": 3,+    "category": "Transistors/Thyristors",+    "subcategory": "Darlington Transistors",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588889852800196608",+    "parts": {+      "symbol": "tip102.kicad_sym",+      "footprint": "tip102.kicad_mod",+      "model_3d": "tip102-hero.glb",+      "model_3d_plain": "tip102.glb",+      "model_3d_step": "tip102-etched.step",+      "model_3d_step_plain": "tip102.step",+      "lbr": "tip102.lbr"+    },+    "distributor_links": {+      "lcsc": 172876,+      "digikey": "497-2546-5-ND",+      "mouser": "511-TIP102"+    },+    "distributor_check": {+      "checked_at": "2026-10-06T00:17:13Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "497-2546-5-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "511-TIP102",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "B",+        "type": "input",+        "description": "Base of the NPN Darlington; the datasheet gives IB max 1 A, VEBO max 5 V and a typical 5 kΩ R1 / 150 Ω R2 network."+      },+      {+        "number": "2",+        "name": "C",+        "type": "passive",+        "description": "Collector (also the tab); VCEO 100 V, VCBO 100 V, IC 8 A continuous and 15 A peak, with an antiparallel collector-emitter diode."+      },+      {+        "number": "3",+        "name": "E",+        "type": "passive",+        "description": "Emitter of the Darlington; the antiparallel diode is connected between emitter and collector, with VF max 2.8 V at IF = 10 A."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-sonnet-5-5",+        "primary_mode": "text+vision",+        "consensus_model": "claude-opus-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: Pin numbering is taken from the page 1 package picture and the internal schematic, which shows B(1),",+          "vision extraction: provenance cannot be text-verified; needs consensus"+        ],+        "pages_sent": 4,+        "cost_usd": 0.1477,+        "at": "2026-10-06T00:17:00"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588889852800196608",+        "pages": 4,+        "sha256": "4238c6fc76fd220a",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 3,+        "described": 3,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file