component
T835H-8I
Public Made by Adomby adom
STMicroelectronics Thyristors (SCR)/Modules, TO-220AB. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+39@@ -0,0 +1,39 @@+# T835H-8I++**STMicroelectronics** · Thyristors (SCR)/Modules · TO-220AB++T835H-8I from STMicroelectronics, in a TO-220AB. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | A1 | passive | Main terminal A1, the reference terminal for the gate and the A2 voltage polarity (VDRM/VRRM 800 V, IT(RMS) 8 A at Tc = 130 °C). |+| 2 | A2 | passive | Main terminal A2, which blocks 800 V in both polarities (VDRM/VRRM) and carries up to 8 A RMS; the insulated tab is rated 2.5 kV RMS for 1 minute. |+| 3 | G | input | Gate trigger input with IGT 5 mA min to 35 mA max and VGT max 1.3 V (VD = 12 V, RL = 30 Ω, quadrants I-II-III); peak gate current is 4 A for tp = 20 µs. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TO-220AB |+| Category | Transistors/Thyristors |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `T835H-8I`+- Footprint: `Package_TO_SOT_THT:TO-220-3_Vertical`+- 3D model: TO-220AB (KiCad packages3D, STEP)+- 3D model files: `t835h-8i-etched.step` / `t835h-8i-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `t835h-8i.step` / `t835h-8i.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590306448992468992) (11 pp, sha256 `44b76d0ba4ba1663`, retrieved 2026-10-07, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/t835h-8i-datasheet.pdf)
page.jsonadded+171@@ -0,0 +1,171 @@+{+ "slug": "t835h-8i",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Thyristors (SCR)/Modules, TO-220AB. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "transistors-thyristors",+ "t835h-8i",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "t835h-8i.kicad_sym",+ "t835h-8i.kicad_mod",+ "t835h-8i.glb",+ "t835h-8i.step",+ "t835h-8i.lbr",+ "docs/hero.png",+ "docs/t835h-8i-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "t835h-8i-hero.glb",+ "t835h-8i-hero.overlay.json"+ ],+ "component": {+ "mpn": "T835H-8I",+ "manufacturer": "STMicroelectronics",+ "package": "TO-220AB",+ "pin_count": 3,+ "category": "Transistors/Thyristors",+ "subcategory": "Thyristors (SCR)/Modules",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590306448992468992",+ "parts": {+ "symbol": "t835h-8i.kicad_sym",+ "footprint": "t835h-8i.kicad_mod",+ "model_3d": "t835h-8i-hero.glb",+ "model_3d_plain": "t835h-8i.glb",+ "model_3d_step": "t835h-8i-etched.step",+ "model_3d_step_plain": "t835h-8i.step",+ "lbr": "t835h-8i.lbr"+ },+ "distributor_links": {+ "lcsc": "C3615076",+ "digikey": "497-T835H-8I-ND",+ "mouser": "511-T835H-8I"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T23:39:28Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-T835H-8I-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "511-T835H-8I",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "A1",+ "type": "passive",+ "description": "Main terminal A1, the reference terminal for the gate and the A2 voltage polarity (VDRM/VRRM 800 V, IT(RMS) 8 A at Tc = 130 °C)."+ },+ {+ "number": "2",+ "name": "A2",+ "type": "passive",+ "description": "Main terminal A2, which blocks 800 V in both polarities (VDRM/VRRM) and carries up to 8 A RMS; the insulated tab is rated 2.5 kV RMS for 1 minute."+ },+ {+ "number": "3",+ "name": "G",+ "type": "input",+ "description": "Gate trigger input with IGT 5 mA min to 35 mA max and VGT max 1.3 V (VD = 12 V, RL = 30 Ω, quadrants I-II-III); peak gate current is 4 A for tp = 20 µs."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-sonnet-5-5",+ "primary_mode": "text+vision",+ "consensus_model": "claude-opus-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet does not print pin numerals. Page 1 labels the leads A1, A2, G in that order, left to ; The datasheet does not give a pin type for the triac terminals. I set A1 and A2 to passive because t; The insulated tab is not a separate pin and is not connected to any terminal. The datasheet says it ",+ "vision extraction: provenance cannot be text-verified; needs consensus"+ ],+ "pages_sent": 11,+ "cost_usd": 0.1537,+ "at": "2026-10-07T23:39:11"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590306448992468992",+ "pages": 11,+ "sha256": "44b76d0ba4ba1663",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 3,+ "described": 3,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "t835h-8i.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "body on z = 0, through-hole leads below",+ "extents_mm": [+ 10.25,+ 4.455,+ 28.525+ ],+ "zmin_mm": -9.75,+ "centre_offset_mm": 0.932,+ "footprint_binding": "identity",+ "sha256": "7cb065d935df5771f0ba6e48ddd180863a121af76483dad7f18e667a7b68204a",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "t835h-8i-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "body on z = 0, through-hole leads below",+ "extents_mm": [+ 10.25,+ 4.455,+ 28.525+ ],+ "zmin_mm": -9.75,+ "centre_offset_mm": 0.932,+ "footprint_binding": "identity",+ "sha256": "727fcab8a872470db92bd3f577acf91b2fb65327c49da94dc44b65e0a283417c",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}