component
STP6N80K5
Public Made by Adomby adom
STMicroelectronics MOSFETs, TO-220. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+39@@ -0,0 +1,39 @@+# STP6N80K5++**STMicroelectronics** · MOSFETs · TO-220++STP6N80K5 from STMicroelectronics, in a TO-220. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | Gate | input | Gate control input with ±30 V maximum gate-source voltage rating, protected by internal Zener diode at 30 V breakdown voltage |+| 2 | Drain | passive | Drain terminal with 800 V maximum drain-source voltage rating (V(BR)DSS) and 4.5 A maximum continuous drain current at 25°C |+| 3 | Source | passive | Source terminal serving as return path for drain current and reference for gate-source voltage |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TO-220 |+| Category | Transistors/Thyristors |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `STP6N80K5`+- Footprint: `Package_TO_SOT_THT:TO-220-3_Vertical`+- 3D model: TO-220 (KiCad packages3D, STEP)+- 3D model files: `stp6n80k5-etched.step` / `stp6n80k5-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stp6n80k5.step` / `stp6n80k5.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588897066605563904) (26 pp, sha256 `7728dcb5e4a996a4`, retrieved 2026-09-26, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stp6n80k5-datasheet.pdf)
page.jsonadded+126@@ -0,0 +1,126 @@+{+ "slug": "stp6n80k5",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics MOSFETs, TO-220. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "transistors-thyristors",+ "stp6n80k5",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stp6n80k5.kicad_sym",+ "stp6n80k5.kicad_mod",+ "stp6n80k5.glb",+ "stp6n80k5.step",+ "stp6n80k5.lbr",+ "docs/hero.png",+ "docs/stp6n80k5-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "STP6N80K5",+ "manufacturer": "STMicroelectronics",+ "package": "TO-220",+ "pin_count": 3,+ "category": "Transistors/Thyristors",+ "subcategory": "MOSFETs",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588897066605563904",+ "parts": {+ "symbol": "stp6n80k5.kicad_sym",+ "footprint": "stp6n80k5.kicad_mod",+ "model_3d": "stp6n80k5-etched.glb",+ "model_3d_plain": "stp6n80k5.glb",+ "model_3d_step": "stp6n80k5-etched.step",+ "model_3d_step_plain": "stp6n80k5.step",+ "lbr": "stp6n80k5.lbr"+ },+ "distributor_links": {+ "lcsc": "C2688556",+ "digikey": "497-15018-5-ND",+ "mouser": "511-STP6N80K5"+ },+ "distributor_check": {+ "checked_at": "2026-09-26T18:11:15Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-15018-5-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "511-STP6N80K5",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "Gate",+ "type": "input",+ "description": "Gate control input with ±30 V maximum gate-source voltage rating, protected by internal Zener diode at 30 V breakdown voltage"+ },+ {+ "number": "2",+ "name": "Drain",+ "type": "passive",+ "description": "Drain terminal with 800 V maximum drain-source voltage rating (V(BR)DSS) and 4.5 A maximum continuous drain current at 25°C"+ },+ {+ "number": "3",+ "name": "Source",+ "type": "passive",+ "description": "Source terminal serving as return path for drain current and reference for gate-source voltage"+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.2",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.2",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-4-6",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [],+ "pages_sent": 26,+ "cost_usd": 0.1535,+ "at": "2026-09-26T18:10:59"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588897066605563904",+ "pages": 26,+ "sha256": "7728dcb5e4a996a4",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 3,+ "described": 3,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}