component
STP5N80K5
Public Made by Adomby adom
STMicroelectronics MOSFETs, TO-220. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+39@@ -0,0 +1,39 @@+# STP5N80K5++**STMicroelectronics** · MOSFETs · TO-220++STP5N80K5 from STMicroelectronics, in a TO-220. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | G | input | Gate; gate-source voltage limited to ±30 V absolute maximum, with built-in back-to-back Zener diodes (V(BR)GSO ±30 V min at IGS = ±1 mA) for ESD protection, and threshold of 3 V min, 4 V typ, 5 V max at ID = 100 µA. |+| 2 | D | passive | Drain, also connected to the TAB; rated 800 V minimum breakdown (V(BR)DSS at ID = 1 mA) and 4 A continuous at TC = 25 °C (16 A pulsed). |+| 3 | S | passive | Source; carries the 4 A continuous body-diode current (ISD) and the source-drain diode forward voltage is 1.5 V max at ISD = 4 A. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TO-220 |+| Category | Transistors/Thyristors |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `STP5N80K5`+- Footprint: `Package_TO_SOT_THT:TO-220-3_Vertical`+- 3D model: TO-220 (KiCad packages3D, STEP)+- 3D model files: `stp5n80k5-etched.step` / `stp5n80k5-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stp5n80k5.step` / `stp5n80k5.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603372175030710272) (13 pp, sha256 `c9029ceeae2d94db`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stp5n80k5-datasheet.pdf)
page.jsonadded+172@@ -0,0 +1,172 @@+{+ "slug": "stp5n80k5",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics MOSFETs, TO-220. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "transistors-thyristors",+ "stp5n80k5",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stp5n80k5.kicad_sym",+ "stp5n80k5.kicad_mod",+ "stp5n80k5.glb",+ "stp5n80k5.step",+ "stp5n80k5.lbr",+ "docs/hero.png",+ "docs/stp5n80k5-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "stp5n80k5-hero.glb",+ "stp5n80k5-hero.overlay.json"+ ],+ "component": {+ "mpn": "STP5N80K5",+ "manufacturer": "STMicroelectronics",+ "package": "TO-220",+ "pin_count": 3,+ "category": "Transistors/Thyristors",+ "subcategory": "MOSFETs",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603372175030710272",+ "parts": {+ "symbol": "stp5n80k5.kicad_sym",+ "footprint": "stp5n80k5.kicad_mod",+ "model_3d": "stp5n80k5-hero.glb",+ "model_3d_plain": "stp5n80k5.glb",+ "model_3d_step": "stp5n80k5-etched.step",+ "model_3d_step_plain": "stp5n80k5.step",+ "lbr": "stp5n80k5.lbr"+ },+ "distributor_links": {+ "lcsc": "C2832826",+ "digikey": "497-16933-ND",+ "mouser": "511-STP5N80K5"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T00:22:14Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-16933-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "511-STP5N80K5",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "G",+ "type": "input",+ "description": "Gate; gate-source voltage limited to ±30 V absolute maximum, with built-in back-to-back Zener diodes (V(BR)GSO ±30 V min at IGS = ±1 mA) for ESD protection, and threshold of 3 V min, 4 V typ, 5 V max at ID = 100 µA."+ },+ {+ "number": "2",+ "name": "D",+ "type": "passive",+ "description": "Drain, also connected to the TAB; rated 800 V minimum breakdown (V(BR)DSS at ID = 1 mA) and 4 A continuous at TC = 25 °C (16 A pulsed)."+ },+ {+ "number": "3",+ "name": "S",+ "type": "passive",+ "description": "Source; carries the 4 A continuous body-diode current (ISD) and the source-drain diode forward voltage is 1.5 V max at ISD = 4 A."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-sonnet-5-5",+ "primary_mode": "text+vision",+ "consensus_model": "claude-opus-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet does not give electrical pin types for a MOSFET. D and S are set to passive, and G to ",+ "dropped thermal pad ['EP'] absent from footprint",+ "vision extraction: provenance cannot be text-verified; needs consensus"+ ],+ "pages_sent": 13,+ "cost_usd": 0.2818,+ "at": "2026-10-08T00:21:57"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603372175030710272",+ "pages": 13,+ "sha256": "c9029ceeae2d94db",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 3,+ "described": 3,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "stp5n80k5.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "body on z = 0, through-hole leads below",+ "extents_mm": [+ 10.25,+ 4.455,+ 28.525+ ],+ "zmin_mm": -9.75,+ "centre_offset_mm": 0.932,+ "footprint_binding": "identity",+ "sha256": "7cb065d935df5771f0ba6e48ddd180863a121af76483dad7f18e667a7b68204a",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "stp5n80k5-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "body on z = 0, through-hole leads below",+ "extents_mm": [+ 10.25,+ 4.455,+ 28.525+ ],+ "zmin_mm": -9.75,+ "centre_offset_mm": 0.932,+ "footprint_binding": "identity",+ "sha256": "6a36b00148a49f0da3ad091efee5f2f8cd1d9f782051ff01447526308d8e0b01",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}