component
STM8L101F3P6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+56@@ -0,0 +1,56 @@+# STM8L101F3P6++**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · TSSOP-20++STM8L101F3P6 from STMicroelectronics, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | PC3/USART_TX | bidirectional | Port C3 is a high sink/source (20 mA) I/O that serves as the USART transmit output. |+| 2 | PC4/USART_CK/CCO | bidirectional | Port C4 is a high sink/source (20 mA) I/O that serves as the USART synchronous clock or the configurable clock output (CCO). |+| 3 | PA0/SWIM/BEEP/IR_TIM | bidirectional | Port A0 is in input pull-up during reset and after reset release, carries the SWIM input/output, Beep output and infrared timer output, and is the only pin with 20 mA high sink LED driver capability. |+| 4 | NRST/PA1 | bidirectional | At power-up this pin is a reset input with pull-up; as general purpose PA1 it can only be configured as push-pull output, not open-drain or general purpose input, and it is 20 mA high sink/source. |+| 5 | PA2 | bidirectional | Port A2 is a general purpose I/O with 20 mA high sink/source capability. |+| 6 | PA3 | bidirectional | Port A3 is a general purpose I/O with 20 mA high sink/source capability. |+| 7 | VSS | power_in | Ground reference pin for the device. |+| 8 | VDD | power_in | Power supply pin; the operating supply range of the device is 1.65 V to 3.6 V. |+| 9 | PD0/TIM3_CH2/COMP1_CH3 | bidirectional | Port D0 is a high sink/source (20 mA) I/O that serves as Timer 3 channel 2 or comparator 1 channel 3 input. |+| 10 | PB0/TIM2_CH1/COMP1_CH1 | bidirectional | Port B0 is a high sink/source (20 mA) I/O with a pull-up applied during reset, becoming input floating after reset release, and serves as Timer 2 channel 1 or comparator 1 channel 1. |+| 11 | PB1/TIM3_CH1/COMP1_CH2 | bidirectional | Port B1 is a high sink/source (20 mA) I/O that serves as Timer 3 channel 1 or comparator 1 channel 2. |+| 12 | PB2/TIM2_CH2/COMP2_CH1 | bidirectional | Port B2 is a high sink/source (20 mA) I/O that serves as Timer 2 channel 2 or comparator 2 channel 1. |+| 13 | PB3/TIM2_ETR/COMP2_CH2 | bidirectional | Port B3 is a high sink/source (20 mA) I/O that serves as Timer 2 trigger input or comparator 2 channel 2. |+| 14 | PB4/SPI_NSS | bidirectional | Port B4 is a high sink/source (20 mA) I/O with a pull-up applied during reset, becoming input floating after reset release, and serves as the SPI master/slave select. |+| 15 | PB5/SPI_SCK | bidirectional | Port B5 is a high sink/source (20 mA) I/O that serves as the SPI clock. |+| 16 | PB6/SPI_MOSI | bidirectional | Port B6 is a high sink/source (20 mA) I/O that serves as the SPI master out / slave in. |+| 17 | PB7/SPI_MISO | bidirectional | Port B7 is a high sink/source (20 mA) I/O that serves as the SPI master in / slave out. |+| 18 | PC0/I2C_SDA | bidirectional | Port C0 is a true open-drain I/O (no weak pull-up and no protection diode to VDD) that serves as the I2C data line. |+| 19 | PC1/I2C_SCL | bidirectional | Port C1 is a true open-drain I/O (no weak pull-up and no protection diode to VDD) that serves as the I2C clock line. |+| 20 | PC2/USART_RX | bidirectional | Port C2 is a high sink/source (20 mA) I/O that serves as the USART receive input. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TSSOP-20 |+| Category | Embedded Processors & Controllers |+| Pins | 20 |++## CAD (KiCad official)++- Symbol: `STM8L101F3P6`+- Footprint: `Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm`+- 3D model: TSSOP-20 (KiCad packages3D, STEP)+- 3D model files: `stm8l101f3p6-etched.step` / `stm8l101f3p6-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm8l101f3p6.step` / `stm8l101f3p6.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8579708296280145920) (83 pp, sha256 `4f4c1c4df5129ba4`, retrieved 2026-10-07, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stm8l101f3p6-datasheet.pdf)
page.jsonadded+273@@ -0,0 +1,273 @@+{+ "slug": "stm8l101f3p6",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Microcontrollers (MCU/MPU/SOC), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "embedded processors & controllers",+ "stm8l101f3p6",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stm8l101f3p6.kicad_sym",+ "stm8l101f3p6.kicad_mod",+ "stm8l101f3p6.glb",+ "stm8l101f3p6.step",+ "stm8l101f3p6.lbr",+ "docs/hero.png",+ "docs/stm8l101f3p6-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "stm8l101f3p6-hero.glb",+ "stm8l101f3p6-hero.overlay.json"+ ],+ "component": {+ "mpn": "STM8L101F3P6",+ "manufacturer": "STMicroelectronics",+ "package": "TSSOP-20",+ "pin_count": 20,+ "category": "Embedded Processors & Controllers",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8579708296280145920",+ "parts": {+ "symbol": "stm8l101f3p6.kicad_sym",+ "footprint": "stm8l101f3p6.kicad_mod",+ "model_3d": "stm8l101f3p6-hero.glb",+ "model_3d_plain": "stm8l101f3p6.glb",+ "model_3d_step": "stm8l101f3p6-etched.step",+ "model_3d_step_plain": "stm8l101f3p6.step",+ "lbr": "stm8l101f3p6.lbr"+ },+ "distributor_links": {+ "lcsc": "C30044",+ "digikey": "497-11556-ND",+ "mouser": "511-STM8L101F3P6"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T20:52:39Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-11556-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "511-STM8L101F3P6",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "PC3/USART_TX",+ "type": "bidirectional",+ "description": "Port C3 is a high sink/source (20 mA) I/O that serves as the USART transmit output."+ },+ {+ "number": "2",+ "name": "PC4/USART_CK/CCO",+ "type": "bidirectional",+ "description": "Port C4 is a high sink/source (20 mA) I/O that serves as the USART synchronous clock or the configurable clock output (CCO)."+ },+ {+ "number": "3",+ "name": "PA0/SWIM/BEEP/IR_TIM",+ "type": "bidirectional",+ "description": "Port A0 is in input pull-up during reset and after reset release, carries the SWIM input/output, Beep output and infrared timer output, and is the only pin with 20 mA high sink LED driver capability."+ },+ {+ "number": "4",+ "name": "NRST/PA1",+ "type": "bidirectional",+ "description": "At power-up this pin is a reset input with pull-up; as general purpose PA1 it can only be configured as push-pull output, not open-drain or general purpose input, and it is 20 mA high sink/source."+ },+ {+ "number": "5",+ "name": "PA2",+ "type": "bidirectional",+ "description": "Port A2 is a general purpose I/O with 20 mA high sink/source capability."+ },+ {+ "number": "6",+ "name": "PA3",+ "type": "bidirectional",+ "description": "Port A3 is a general purpose I/O with 20 mA high sink/source capability."+ },+ {+ "number": "7",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground reference pin for the device."+ },+ {+ "number": "8",+ "name": "VDD",+ "type": "power_in",+ "description": "Power supply pin; the operating supply range of the device is 1.65 V to 3.6 V."+ },+ {+ "number": "9",+ "name": "PD0/TIM3_CH2/COMP1_CH3",+ "type": "bidirectional",+ "description": "Port D0 is a high sink/source (20 mA) I/O that serves as Timer 3 channel 2 or comparator 1 channel 3 input."+ },+ {+ "number": "10",+ "name": "PB0/TIM2_CH1/COMP1_CH1",+ "type": "bidirectional",+ "description": "Port B0 is a high sink/source (20 mA) I/O with a pull-up applied during reset, becoming input floating after reset release, and serves as Timer 2 channel 1 or comparator 1 channel 1."+ },+ {+ "number": "11",+ "name": "PB1/TIM3_CH1/COMP1_CH2",+ "type": "bidirectional",+ "description": "Port B1 is a high sink/source (20 mA) I/O that serves as Timer 3 channel 1 or comparator 1 channel 2."+ },+ {+ "number": "12",+ "name": "PB2/TIM2_CH2/COMP2_CH1",+ "type": "bidirectional",+ "description": "Port B2 is a high sink/source (20 mA) I/O that serves as Timer 2 channel 2 or comparator 2 channel 1."+ },+ {+ "number": "13",+ "name": "PB3/TIM2_ETR/COMP2_CH2",+ "type": "bidirectional",+ "description": "Port B3 is a high sink/source (20 mA) I/O that serves as Timer 2 trigger input or comparator 2 channel 2."+ },+ {+ "number": "14",+ "name": "PB4/SPI_NSS",+ "type": "bidirectional",+ "description": "Port B4 is a high sink/source (20 mA) I/O with a pull-up applied during reset, becoming input floating after reset release, and serves as the SPI master/slave select."+ },+ {+ "number": "15",+ "name": "PB5/SPI_SCK",+ "type": "bidirectional",+ "description": "Port B5 is a high sink/source (20 mA) I/O that serves as the SPI clock."+ },+ {+ "number": "16",+ "name": "PB6/SPI_MOSI",+ "type": "bidirectional",+ "description": "Port B6 is a high sink/source (20 mA) I/O that serves as the SPI master out / slave in."+ },+ {+ "number": "17",+ "name": "PB7/SPI_MISO",+ "type": "bidirectional",+ "description": "Port B7 is a high sink/source (20 mA) I/O that serves as the SPI master in / slave out."+ },+ {+ "number": "18",+ "name": "PC0/I2C_SDA",+ "type": "bidirectional",+ "description": "Port C0 is a true open-drain I/O (no weak pull-up and no protection diode to VDD) that serves as the I2C data line."+ },+ {+ "number": "19",+ "name": "PC1/I2C_SCL",+ "type": "bidirectional",+ "description": "Port C1 is a true open-drain I/O (no weak pull-up and no protection diode to VDD) that serves as the I2C clock line."+ },+ {+ "number": "20",+ "name": "PC2/USART_RX",+ "type": "bidirectional",+ "description": "Port C2 is a high sink/source (20 mA) I/O that serves as the USART receive input."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The pin-to-package assignment was taken from the TSSOP20 column of Table 4 (pin description, pages 1; The MPN suffix 'P6' is not decoded in the supplied text. The ordering scheme on page 76 is garbled i; Pins 7 and 8 use supply limits stated in the features on page 1 (1.65 V to 3.6 V) rather than a pin-",+ "1/20 pins cited to the wrong page (name found elsewhere): ['8:VDD@p1']"+ ],+ "pages_sent": 32,+ "cost_usd": 0.1628,+ "at": "2026-10-07T20:52:17"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8579708296280145920",+ "pages": 83,+ "sha256": "4f4c1c4df5129ba4",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "stm8l101f3p6.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 6.5,+ 1.2+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "97339947f3a7196470ec2f1d9f9b92bb2fc2ab66ad53be0cf105192585ef3c9a",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "stm8l101f3p6-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 6.5,+ 1.2+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "52d0d63da7e149a97d461ad8eac2f4c37d476ebb7c45ad4111cc63a3860e11c3",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}