← Commit history

stm32l471vet6: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)

Ray ·a1c17a1eaa ·1h ago ·parent 1876976
2 files changed +91−11
package.json+49−9
@@ -97,25 +97,25 @@         "number": "6",         "name": "VBAT",         "type": "power_in",-        "description": "Backup domain supply, 1.55 V to 3.6 V, powering RTC, LSE oscillator, and 32\u00d732-bit backup registers; decoupled with 100 nF + 1 \u00b5F."+        "description": "Backup domain supply, 1.55 V to 3.6 V, powering RTC, LSE oscillator, and 32×32-bit backup registers; decoupled with 100 nF + 1 µF."       },       {         "number": "7",         "name": "PC13",         "type": "bidirectional",-        "description": "5 V-tolerant GPIO supplied through backup power switch (max 3 mA, \u22642 MHz, \u226430 pF); RTC_TAMP1/RTC_TS/RTC_OUT/WKUP2 additional functions."+        "description": "5 V-tolerant GPIO supplied through backup power switch (max 3 mA, ≤2 MHz, ≤30 pF); RTC_TAMP1/RTC_TS/RTC_OUT/WKUP2 additional functions."       },       {         "number": "8",         "name": "PC14-OSC32_IN",         "type": "bidirectional",-        "description": "5 V-tolerant GPIO or LSE 32 kHz oscillator input (OSC32_IN); supplied through backup power switch, max output 3 mA at \u22642 MHz."+        "description": "5 V-tolerant GPIO or LSE 32 kHz oscillator input (OSC32_IN); supplied through backup power switch, max output 3 mA at ≤2 MHz."       },       {         "number": "9",         "name": "PC15-OSC32_OUT",         "type": "bidirectional",-        "description": "5 V-tolerant GPIO or LSE 32 kHz oscillator output (OSC32_OUT); supplied through backup power switch, max output 3 mA at \u22642 MHz."+        "description": "5 V-tolerant GPIO or LSE 32 kHz oscillator output (OSC32_OUT); supplied through backup power switch, max output 3 mA at ≤2 MHz."       },       {         "number": "10",@@ -127,7 +127,7 @@         "number": "11",         "name": "VDD",         "type": "power_in",-        "description": "Main digital supply voltage, 1.71 V to 3.6 V; powers core logic and I/Os; decouple with n\u00d7100 nF + 4.7 \u00b5F per supply pair."+        "description": "Main digital supply voltage, 1.71 V to 3.6 V; powers core logic and I/Os; decouple with n×100 nF + 4.7 µF per supply pair."       },       {         "number": "12",@@ -187,13 +187,13 @@         "number": "21",         "name": "VREF+",         "type": "power_in",-        "description": "ADC positive reference input, 2.0 V to VDDA (when VDDA \u2265 2 V); also serves as VREFBUF_OUT when internal voltage reference buffer is enabled."+        "description": "ADC positive reference input, 2.0 V to VDDA (when VDDA ≥ 2 V); also serves as VREFBUF_OUT when internal voltage reference buffer is enabled."       },       {         "number": "22",         "name": "VDDA",         "type": "power_in",-        "description": "Analog supply, 1.62-3.6 V for ADC/COMP, \u22651.8 V for DAC/OPAMP, \u22652.4 V for VREFBUF; decouple with 10 nF + 1 \u00b5F."+        "description": "Analog supply, 1.62-3.6 V for ADC/COMP, ≥1.8 V for DAC/OPAMP, ≥2.4 V for VREFBUF; decouple with 10 nF + 1 µF."       },       {         "number": "23",@@ -696,6 +696,46 @@     "viewers": {       "symbol": "viewers/symbol.html",       "footprint": "viewers/footprint.html"-    }+    },+    "models_3d": [+      {+        "file": "stm32l471vet6.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          16.0,+          16.0,+          1.5+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "51720097260ffba41c3062f85f67623721102fa535901c47cb555a1f444feeb3",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "stm32l471vet6-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          16.0,+          16.0,+          1.5+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "39a16211d2f737510aca21482c6b7b8cd90988390db21aa97342346d0fa68e96",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]   }-}\ No newline at end of file+}
page.json+42−2
@@ -681,7 +681,47 @@     "viewers": {       "symbol": "viewers/symbol.html",       "footprint": "viewers/footprint.html"-    }+    },+    "models_3d": [+      {+        "file": "stm32l471vet6.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          16.0,+          16.0,+          1.5+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "51720097260ffba41c3062f85f67623721102fa535901c47cb555a1f444feeb3",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "stm32l471vet6-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          16.0,+          16.0,+          1.5+        ],+        "zmin_mm": 0.0,+        "centre_offset_mm": 0.0,+        "footprint_binding": "identity",+        "sha256": "39a16211d2f737510aca21482c6b7b8cd90988390db21aa97342346d0fa68e96",+        "checked": "2026-10-07",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]   },   "metadata": {     "specs": {@@ -728,4 +768,4 @@   "visibility": {     "public": true   }-}\ No newline at end of file+}