component
STM32G071CBU3
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+85@@ -0,0 +1,85 @@+# STM32G071CBU3++**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · UFQFPN-48(7x7)++STM32G071CBU3 from STMicroelectronics, in a UFQFPN-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | PC13 | bidirectional | FT I/O supplied through the power switch (max 3 mA sink, output limited to 2 MHz with 30 pF max load); alternate TIM1_BKIN, additional TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2. |+| 2 | PC14-OSC32_IN | bidirectional | FT I/O supplied through the power switch (limited output drive); alternate TIM1_BKIN2, additional function OSC32_IN for the 32.768 kHz crystal. |+| 3 | PC15-OSC32_OUT | bidirectional | FT I/O supplied through the power switch (limited output drive); alternates OSC32_EN, OSC_EN, TIM15_BKIN, additional function OSC32_OUT. |+| 4 | VBAT | power_in | Supply pin for RTC, TAMP, LSE oscillator and backup registers when VDD is not present, 1.55 V to 3.6 V. |+| 5 | VREF+ | power_in | Analog reference voltage input or output of the internal voltage reference buffer (VREF_OUT); must equal VDDA when VDDA < 2 V, between 2 V and VDDA when VDDA ≥ 2 V. |+| 6 | VDD/VDDA | power_in | Digital and analog supply for regulator, I/Os, ADC, DAC and comparators, 1.7 V to 3.6 V (VDDA 1.62 V min for ADC/COMP, 1.8 V for DAC, 2.4 V for VREFBUF). |+| 7 | VSS/VSSA | power_in | Ground for digital and analog supplies, to be decoupled together with VDD/VDDA. |+| 8 | PF0-OSC_IN | bidirectional | FT I/O; alternate TIM14_CH1, additional function OSC_IN for the 4 to 48 MHz crystal oscillator. |+| 9 | PF1-OSC_OUT | bidirectional | FT I/O; alternates OSC_EN, TIM15_CH1N, additional function OSC_OUT. |+| 10 | PF2-NRST | bidirectional | Bidirectional reset pin with embedded weak pull-up resistor (also PF2 GPIO with MCO alternate). |+| 11 | PA0 | bidirectional | FT_a I/O; SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, USART4_TX, LPTIM1_OUT, UCPD2_FRSTX, COMP1_OUT; analog COMP1_INM, ADC_IN0, TAMP_IN2, WKUP1. |+| 12 | PA1 | bidirectional | FT_a I/O; SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, USART4_RX, TIM15_CH1N, I2C1_SMBA, EVENTOUT; analog COMP1_INP, ADC_IN1. |+| 13 | PA2 | bidirectional | FT_a I/O; SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, UCPD1_FRSTX, TIM15_CH1, LPUART1_TX, COMP2_OUT; analog COMP2_INM, ADC_IN2, WKUP4, LSCO. |+| 14 | PA3 | bidirectional | FT_a I/O; SPI2_MISO, USART2_RX, TIM2_CH4, UCPD2_FRSTX, TIM15_CH2, LPUART1_RX, EVENTOUT; analog COMP2_INP, ADC_IN3. |+| 15 | PA4 | bidirectional | TT_a I/O (3.6 V tolerant); SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT, UCPD2_FRSTX, EVENTOUT; analog ADC_IN4, DAC_OUT1, RTC_OUT2. |+| 16 | PA5 | bidirectional | TT_a I/O (3.6 V tolerant); SPI1_SCK/I2S1_CK, CEC, TIM2_CH1_ETR, USART3_TX, LPTIM2_ETR, UCPD1_FRSTX, EVENTOUT; analog ADC_IN5, DAC_OUT2. |+| 17 | PA6 | bidirectional | FT_a I/O; SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART3_CTS, TIM16_CH1, LPUART1_CTS, COMP1_OUT; analog ADC_IN6. |+| 18 | PA7 | bidirectional | FT_a I/O; SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1, UCPD1_FRSTX, COMP2_OUT; analog ADC_IN7. |+| 19 | PB0 | bidirectional | FT_a I/O; SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, USART3_RX, LPTIM1_OUT, UCPD1_FRSTX, COMP1_OUT; analog ADC_IN8. |+| 20 | PB1 | bidirectional | FT_a I/O; TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, LPTIM2_IN1, LPUART1_RTS_DE, EVENTOUT; analog COMP1_INM, ADC_IN9. |+| 21 | PB2 | bidirectional | FT_a I/O; SPI2_MISO, USART3_TX, LPTIM1_OUT, EVENTOUT; analog COMP1_INP, ADC_IN10. |+| 22 | PB10 | bidirectional | FT_fa I/O, Fm+ capable; CEC, LPUART1_RX, TIM2_CH3, USART3_TX, SPI2_SCK, I2C2_SCL, COMP1_OUT; analog ADC_IN11. |+| 23 | PB11 | bidirectional | FT_fa I/O, Fm+ capable; SPI2_MOSI, LPUART1_TX, TIM2_CH4, USART3_RX, I2C2_SDA, COMP2_OUT; analog ADC_IN15. |+| 24 | PB12 | bidirectional | FT_a I/O; SPI2_NSS, LPUART1_RTS_DE, TIM1_BKIN, TIM15_BKIN, UCPD2_FRSTX, EVENTOUT; analog ADC_IN16. |+| 25 | PB13 | bidirectional | FT_f I/O, Fm+ capable; SPI2_SCK, LPUART1_CTS, TIM1_CH1N, USART3_CTS, TIM15_CH1N, I2C2_SCL, EVENTOUT. |+| 26 | PB14 | bidirectional | FT_f I/O, Fm+ capable; SPI2_MISO, UCPD1_FRSTX, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT. |+| 27 | PB15 | bidirectional | FT_c I/O, USB Type-C PD capable; SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT; additional UCPD1_CC2, RTC_REFIN; pull-down may be present at reset. |+| 28 | PA8 | bidirectional | FT_c I/O, USB Type-C PD capable; MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT; additional UCPD1_CC1; pull-down may be present at reset. |+| 29 | PA9 | bidirectional | FT_fd I/O, Fm+ capable, Dead Battery function; MCO, USART1_TX, TIM1_CH2, SPI2_MISO, TIM15_BKIN, I2C1_SCL, EVENTOUT; additional UCPD1_DBCC1. |+| 30 | PC6 | bidirectional | FT I/O; UCPD1_FRSTX, TIM3_CH1, TIM2_CH3. |+| 31 | PC7 | bidirectional | FT I/O; UCPD2_FRSTX, TIM3_CH2, TIM2_CH4. |+| 32 | PA10 | bidirectional | FT_fd I/O, Fm+ capable, Dead Battery function; SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, EVENTOUT; additional UCPD1_DBCC2. |+| 33 | PA11 [PA9] | bidirectional | FT_f I/O, Fm+ capable; SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL, COMP1_OUT; can be remapped to PA9 via SYSCFG_CFGR1. |+| 34 | PA12 [PA10] | bidirectional | FT_f I/O, Fm+ capable; SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA, COMP2_OUT; can be remapped to PA10 via SYSCFG_CFGR1. |+| 35 | PA13 | bidirectional | FT I/O; SWDIO, IR_OUT, EVENTOUT; configured as SWD at reset with internal pull-up active. |+| 36 | PA14-BOOT0 | bidirectional | FT I/O; SWCLK, USART2_TX, EVENTOUT, BOOT0; configured as SWD at reset with internal pull-down active. |+| 37 | PA15 | bidirectional | FT I/O; SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, USART4_RTS_DE_CK, USART3_RTS_DE_CK, EVENTOUT. |+| 38 | PD0 | bidirectional | FT_c I/O, USB Type-C PD capable; EVENTOUT, SPI2_NSS, TIM16_CH1; additional UCPD2_CC1; pull-down may be present at reset. |+| 39 | PD1 | bidirectional | FT_d I/O, Dead Battery function; EVENTOUT, SPI2_SCK, TIM17_CH1; additional UCPD2_DBCC1. |+| 40 | PD2 | bidirectional | FT_c I/O, USB Type-C PD capable; USART3_RTS_DE_CK, TIM3_ETR, TIM1_CH1N; additional UCPD2_CC2; pull-down may be present at reset. |+| 41 | PD3 | bidirectional | FT_d I/O, Dead Battery function; USART2_CTS, SPI2_MISO, TIM1_CH2N; additional UCPD2_DBCC2. |+| 42 | PB3 | bidirectional | FT_a I/O; SPI1_SCK/I2S1_CK, TIM1_CH2, TIM2_CH2, USART1_RTS_DE_CK, EVENTOUT; analog COMP2_INM. |+| 43 | PB4 | bidirectional | FT_a I/O; SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BKIN, EVENTOUT; analog COMP2_INP. |+| 44 | PB5 | bidirectional | FT I/O; SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, LPTIM1_IN1, I2C1_SMBA, COMP2_OUT; additional WKUP6. |+| 45 | PB6 | bidirectional | FT_fa I/O, Fm+ capable; USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, LPTIM1_ETR, I2C1_SCL, EVENTOUT; analog COMP2_INP. |+| 46 | PB7 | bidirectional | FT_fa I/O, Fm+ capable; USART1_RX, SPI2_MOSI, TIM17_CH1N, USART4_CTS, LPTIM1_IN2, I2C1_SDA, EVENTOUT; analog COMP2_INM, PVD_IN. |+| 47 | PB8 | bidirectional | FT_f I/O, Fm+ capable; CEC, SPI2_SCK, TIM16_CH1, USART3_TX, TIM15_BKIN, I2C1_SCL, EVENTOUT. |+| 48 | PB9 | bidirectional | FT_f I/O, Fm+ capable; IR_OUT, UCPD2_FRSTX, TIM17_CH1, USART3_RX, SPI2_NSS, I2C1_SDA, EVENTOUT. |+| 49 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | UFQFPN-48(7x7) |+| Category | Embedded Processors & Controllers |+| Pins | 49 |++## CAD (KiCad official)++- Symbol: `STM32G071CBU3`+- Footprint: `Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm`+- 3D model: UFQFPN-48(7x7) (KiCad packages3D, STEP)+- 3D model files: `stm32g071cbu3-etched.step` / `stm32g071cbu3-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm32g071cbu3.step` / `stm32g071cbu3.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588917588705619968) (133 pp, sha256 `96d7e9ca1500e794`, retrieved 2026-10-03, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stm32g071cbu3-datasheet.pdf)
page.jsonadded+406@@ -0,0 +1,406 @@+{+ "slug": "stm32g071cbu3",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFQFPN-48(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "embedded processors & controllers",+ "stm32g071cbu3",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stm32g071cbu3.kicad_sym",+ "stm32g071cbu3.kicad_mod",+ "stm32g071cbu3.glb",+ "stm32g071cbu3.step",+ "stm32g071cbu3.lbr",+ "docs/hero.png",+ "docs/stm32g071cbu3-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "stm32g071cbu3-hero.glb",+ "stm32g071cbu3-hero.overlay.json"+ ],+ "component": {+ "mpn": "STM32G071CBU3",+ "manufacturer": "STMicroelectronics",+ "package": "UFQFPN-48(7x7)",+ "pin_count": 49,+ "category": "Embedded Processors & Controllers",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588917588705619968",+ "parts": {+ "symbol": "stm32g071cbu3.kicad_sym",+ "footprint": "stm32g071cbu3.kicad_mod",+ "model_3d": "stm32g071cbu3-hero.glb",+ "model_3d_plain": "stm32g071cbu3.glb",+ "model_3d_step": "stm32g071cbu3-etched.step",+ "model_3d_step_plain": "stm32g071cbu3.step",+ "lbr": "stm32g071cbu3.lbr"+ },+ "distributor_links": {+ "lcsc": 724076,+ "digikey": "497-STM32G071CBU3-ND",+ "mouser": "511-STM32G071CBU3"+ },+ "distributor_check": {+ "checked_at": "2026-10-03T01:45:14Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-STM32G071CBU3-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "511-STM32G071CBU3",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "PC13",+ "type": "bidirectional",+ "description": "FT I/O supplied through the power switch (max 3 mA sink, output limited to 2 MHz with 30 pF max load); alternate TIM1_BKIN, additional TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2."+ },+ {+ "number": "2",+ "name": "PC14-OSC32_IN",+ "type": "bidirectional",+ "description": "FT I/O supplied through the power switch (limited output drive); alternate TIM1_BKIN2, additional function OSC32_IN for the 32.768 kHz crystal."+ },+ {+ "number": "3",+ "name": "PC15-OSC32_OUT",+ "type": "bidirectional",+ "description": "FT I/O supplied through the power switch (limited output drive); alternates OSC32_EN, OSC_EN, TIM15_BKIN, additional function OSC32_OUT."+ },+ {+ "number": "4",+ "name": "VBAT",+ "type": "power_in",+ "description": "Supply pin for RTC, TAMP, LSE oscillator and backup registers when VDD is not present, 1.55 V to 3.6 V."+ },+ {+ "number": "5",+ "name": "VREF+",+ "type": "power_in",+ "description": "Analog reference voltage input or output of the internal voltage reference buffer (VREF_OUT); must equal VDDA when VDDA < 2 V, between 2 V and VDDA when VDDA ≥ 2 V."+ },+ {+ "number": "6",+ "name": "VDD/VDDA",+ "type": "power_in",+ "description": "Digital and analog supply for regulator, I/Os, ADC, DAC and comparators, 1.7 V to 3.6 V (VDDA 1.62 V min for ADC/COMP, 1.8 V for DAC, 2.4 V for VREFBUF)."+ },+ {+ "number": "7",+ "name": "VSS/VSSA",+ "type": "power_in",+ "description": "Ground for digital and analog supplies, to be decoupled together with VDD/VDDA."+ },+ {+ "number": "8",+ "name": "PF0-OSC_IN",+ "type": "bidirectional",+ "description": "FT I/O; alternate TIM14_CH1, additional function OSC_IN for the 4 to 48 MHz crystal oscillator."+ },+ {+ "number": "9",+ "name": "PF1-OSC_OUT",+ "type": "bidirectional",+ "description": "FT I/O; alternates OSC_EN, TIM15_CH1N, additional function OSC_OUT."+ },+ {+ "number": "10",+ "name": "PF2-NRST",+ "type": "bidirectional",+ "description": "Bidirectional reset pin with embedded weak pull-up resistor (also PF2 GPIO with MCO alternate)."+ },+ {+ "number": "11",+ "name": "PA0",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, USART4_TX, LPTIM1_OUT, UCPD2_FRSTX, COMP1_OUT; analog COMP1_INM, ADC_IN0, TAMP_IN2, WKUP1."+ },+ {+ "number": "12",+ "name": "PA1",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, USART4_RX, TIM15_CH1N, I2C1_SMBA, EVENTOUT; analog COMP1_INP, ADC_IN1."+ },+ {+ "number": "13",+ "name": "PA2",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, UCPD1_FRSTX, TIM15_CH1, LPUART1_TX, COMP2_OUT; analog COMP2_INM, ADC_IN2, WKUP4, LSCO."+ },+ {+ "number": "14",+ "name": "PA3",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI2_MISO, USART2_RX, TIM2_CH4, UCPD2_FRSTX, TIM15_CH2, LPUART1_RX, EVENTOUT; analog COMP2_INP, ADC_IN3."+ },+ {+ "number": "15",+ "name": "PA4",+ "type": "bidirectional",+ "description": "TT_a I/O (3.6 V tolerant); SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT, UCPD2_FRSTX, EVENTOUT; analog ADC_IN4, DAC_OUT1, RTC_OUT2."+ },+ {+ "number": "16",+ "name": "PA5",+ "type": "bidirectional",+ "description": "TT_a I/O (3.6 V tolerant); SPI1_SCK/I2S1_CK, CEC, TIM2_CH1_ETR, USART3_TX, LPTIM2_ETR, UCPD1_FRSTX, EVENTOUT; analog ADC_IN5, DAC_OUT2."+ },+ {+ "number": "17",+ "name": "PA6",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART3_CTS, TIM16_CH1, LPUART1_CTS, COMP1_OUT; analog ADC_IN6."+ },+ {+ "number": "18",+ "name": "PA7",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1, UCPD1_FRSTX, COMP2_OUT; analog ADC_IN7."+ },+ {+ "number": "19",+ "name": "PB0",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, USART3_RX, LPTIM1_OUT, UCPD1_FRSTX, COMP1_OUT; analog ADC_IN8."+ },+ {+ "number": "20",+ "name": "PB1",+ "type": "bidirectional",+ "description": "FT_a I/O; TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, LPTIM2_IN1, LPUART1_RTS_DE, EVENTOUT; analog COMP1_INM, ADC_IN9."+ },+ {+ "number": "21",+ "name": "PB2",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI2_MISO, USART3_TX, LPTIM1_OUT, EVENTOUT; analog COMP1_INP, ADC_IN10."+ },+ {+ "number": "22",+ "name": "PB10",+ "type": "bidirectional",+ "description": "FT_fa I/O, Fm+ capable; CEC, LPUART1_RX, TIM2_CH3, USART3_TX, SPI2_SCK, I2C2_SCL, COMP1_OUT; analog ADC_IN11."+ },+ {+ "number": "23",+ "name": "PB11",+ "type": "bidirectional",+ "description": "FT_fa I/O, Fm+ capable; SPI2_MOSI, LPUART1_TX, TIM2_CH4, USART3_RX, I2C2_SDA, COMP2_OUT; analog ADC_IN15."+ },+ {+ "number": "24",+ "name": "PB12",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI2_NSS, LPUART1_RTS_DE, TIM1_BKIN, TIM15_BKIN, UCPD2_FRSTX, EVENTOUT; analog ADC_IN16."+ },+ {+ "number": "25",+ "name": "PB13",+ "type": "bidirectional",+ "description": "FT_f I/O, Fm+ capable; SPI2_SCK, LPUART1_CTS, TIM1_CH1N, USART3_CTS, TIM15_CH1N, I2C2_SCL, EVENTOUT."+ },+ {+ "number": "26",+ "name": "PB14",+ "type": "bidirectional",+ "description": "FT_f I/O, Fm+ capable; SPI2_MISO, UCPD1_FRSTX, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT."+ },+ {+ "number": "27",+ "name": "PB15",+ "type": "bidirectional",+ "description": "FT_c I/O, USB Type-C PD capable; SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT; additional UCPD1_CC2, RTC_REFIN; pull-down may be present at reset."+ },+ {+ "number": "28",+ "name": "PA8",+ "type": "bidirectional",+ "description": "FT_c I/O, USB Type-C PD capable; MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT; additional UCPD1_CC1; pull-down may be present at reset."+ },+ {+ "number": "29",+ "name": "PA9",+ "type": "bidirectional",+ "description": "FT_fd I/O, Fm+ capable, Dead Battery function; MCO, USART1_TX, TIM1_CH2, SPI2_MISO, TIM15_BKIN, I2C1_SCL, EVENTOUT; additional UCPD1_DBCC1."+ },+ {+ "number": "30",+ "name": "PC6",+ "type": "bidirectional",+ "description": "FT I/O; UCPD1_FRSTX, TIM3_CH1, TIM2_CH3."+ },+ {+ "number": "31",+ "name": "PC7",+ "type": "bidirectional",+ "description": "FT I/O; UCPD2_FRSTX, TIM3_CH2, TIM2_CH4."+ },+ {+ "number": "32",+ "name": "PA10",+ "type": "bidirectional",+ "description": "FT_fd I/O, Fm+ capable, Dead Battery function; SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, EVENTOUT; additional UCPD1_DBCC2."+ },+ {+ "number": "33",+ "name": "PA11 [PA9]",+ "type": "bidirectional",+ "description": "FT_f I/O, Fm+ capable; SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL, COMP1_OUT; can be remapped to PA9 via SYSCFG_CFGR1."+ },+ {+ "number": "34",+ "name": "PA12 [PA10]",+ "type": "bidirectional",+ "description": "FT_f I/O, Fm+ capable; SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA, COMP2_OUT; can be remapped to PA10 via SYSCFG_CFGR1."+ },+ {+ "number": "35",+ "name": "PA13",+ "type": "bidirectional",+ "description": "FT I/O; SWDIO, IR_OUT, EVENTOUT; configured as SWD at reset with internal pull-up active."+ },+ {+ "number": "36",+ "name": "PA14-BOOT0",+ "type": "bidirectional",+ "description": "FT I/O; SWCLK, USART2_TX, EVENTOUT, BOOT0; configured as SWD at reset with internal pull-down active."+ },+ {+ "number": "37",+ "name": "PA15",+ "type": "bidirectional",+ "description": "FT I/O; SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR, USART4_RTS_DE_CK, USART3_RTS_DE_CK, EVENTOUT."+ },+ {+ "number": "38",+ "name": "PD0",+ "type": "bidirectional",+ "description": "FT_c I/O, USB Type-C PD capable; EVENTOUT, SPI2_NSS, TIM16_CH1; additional UCPD2_CC1; pull-down may be present at reset."+ },+ {+ "number": "39",+ "name": "PD1",+ "type": "bidirectional",+ "description": "FT_d I/O, Dead Battery function; EVENTOUT, SPI2_SCK, TIM17_CH1; additional UCPD2_DBCC1."+ },+ {+ "number": "40",+ "name": "PD2",+ "type": "bidirectional",+ "description": "FT_c I/O, USB Type-C PD capable; USART3_RTS_DE_CK, TIM3_ETR, TIM1_CH1N; additional UCPD2_CC2; pull-down may be present at reset."+ },+ {+ "number": "41",+ "name": "PD3",+ "type": "bidirectional",+ "description": "FT_d I/O, Dead Battery function; USART2_CTS, SPI2_MISO, TIM1_CH2N; additional UCPD2_DBCC2."+ },+ {+ "number": "42",+ "name": "PB3",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI1_SCK/I2S1_CK, TIM1_CH2, TIM2_CH2, USART1_RTS_DE_CK, EVENTOUT; analog COMP2_INM."+ },+ {+ "number": "43",+ "name": "PB4",+ "type": "bidirectional",+ "description": "FT_a I/O; SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BKIN, EVENTOUT; analog COMP2_INP."+ },+ {+ "number": "44",+ "name": "PB5",+ "type": "bidirectional",+ "description": "FT I/O; SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, LPTIM1_IN1, I2C1_SMBA, COMP2_OUT; additional WKUP6."+ },+ {+ "number": "45",+ "name": "PB6",+ "type": "bidirectional",+ "description": "FT_fa I/O, Fm+ capable; USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, LPTIM1_ETR, I2C1_SCL, EVENTOUT; analog COMP2_INP."+ },+ {+ "number": "46",+ "name": "PB7",+ "type": "bidirectional",+ "description": "FT_fa I/O, Fm+ capable; USART1_RX, SPI2_MOSI, TIM17_CH1N, USART4_CTS, LPTIM1_IN2, I2C1_SDA, EVENTOUT; analog COMP2_INM, PVD_IN."+ },+ {+ "number": "47",+ "name": "PB8",+ "type": "bidirectional",+ "description": "FT_f I/O, Fm+ capable; CEC, SPI2_SCK, TIM16_CH1, USART3_TX, TIM15_BKIN, I2C1_SCL, EVENTOUT."+ },+ {+ "number": "48",+ "name": "PB9",+ "type": "bidirectional",+ "description": "FT_f I/O, Fm+ capable; IR_OUT, UCPD2_FRSTX, TIM17_CH1, USART3_RX, SPI2_NSS, I2C1_SDA, EVENTOUT."+ },+ {+ "number": "49",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Exposed die pad (VSS) noted in Figure 6 but not formally listed in Table 12; should be soldered to P",+ "exposed pad 49 added from the footprint"+ ],+ "pages_sent": 64,+ "cost_usd": 0.478,+ "at": "2026-10-03T01:44:47"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588917588705619968",+ "pages": 133,+ "sha256": "96d7e9ca1500e794",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 49,+ "described": 49,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}