← Commit history

Initial commit: component/stm32g031f4p6

Ray ·d330602b47 ·2d ago
2 files changed +287
README.mdadded+56
@@ -0,0 +1,56 @@+# STM32G031F4P6++**STMicroelectronics** · Microcontrollers (MCU/MPU/SOC) · TSSOP-20++STM32G031F4P6 from STMicroelectronics, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | PB7/PB8 | bidirectional | Bonded PB7 (FT_fa; USART1_RX, SPI2_MOSI, TIM17_CH1N, LPTIM1_IN2, I2C1_SDA, ADC_IN11, PVD_IN) and PB8 (FT_f; SPI2_SCK, TIM16_CH1, I2C1_SCL) I/O. |+| 2 | PB9/PC14-OSC32_IN | bidirectional | Bonded PB9 (FT_f; IR_OUT, TIM17_CH1, SPI2_NSS, I2C1_SDA) and PC14 (FT; OSC32_IN/OSC_IN, TIM1_BK2) I/O; PC14 output limited to 2 MHz, 30 pF max load, not a current source. |+| 3 | PC15-OSC32_OUT | bidirectional | FT I/O PC15 with OSC32_OUT additional function and OSC32_EN/OSC_EN alternate functions; supplied through power switch (3 mA sink limit), output limited to 2 MHz with 30 pF max load. |+| 4 | VDD/VDDA | power_in | Supply pin for the digital, I/O and analog domains (VDD = VDDA = VDDIO1), 1.7 V to 3.6 V, to be decoupled with ceramic capacitors close to the pin. |+| 5 | VSS/VSSA | power_in | Ground reference for digital and analog supply, to be decoupled with VDD/VDDA. |+| 6 | PF2-NRST | bidirectional | Bidirectional reset pin with embedded weak pull-up (function upon reset NRST), also PF2 with MCO alternate function. |+| 7 | PA0 | bidirectional | FT_a I/O with SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, LPTIM1_OUT alternate functions and ADC_IN0, TAMP_IN2, WKUP1 additional functions. |+| 8 | PA1 | bidirectional | FT_ea I/O with SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, I2C1_SMBA, EVENTOUT alternate functions and ADC_IN1. |+| 9 | PA2 | bidirectional | FT_a I/O with SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, LPUART1_TX alternate functions and ADC_IN2, WKUP4, LSCO. |+| 10 | PA3 | bidirectional | FT_ea I/O with SPI2_MISO, USART2_RX, TIM2_CH4, LPUART1_RX, EVENTOUT alternate functions and ADC_IN3. |+| 11 | PA4 | bidirectional | FT_a I/O with SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT, EVENTOUT alternate functions and ADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2. |+| 12 | PA5 | bidirectional | FT_ea I/O with SPI1_SCK/I2S1_CK, TIM2_CH1_ETR, LPTIM2_ETR, EVENTOUT alternate functions and ADC_IN5. |+| 13 | PA6 | bidirectional | FT_ea I/O with SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BK, TIM16_CH1, LPUART1_CTS alternate functions and ADC_IN6. |+| 14 | PA7 | bidirectional | FT_a I/O with SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1 alternate functions and ADC_IN7. |+| 15 | PB0/PB1/PB2/PA8 | bidirectional | Four bonded I/Os PB0, PB1, PB2 (FT_ea, ADC_IN8/9/10, TIM3/TIM1/LPTIM/SPI functions) and PA8 (FT; MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT). |+| 16 | PA11 [PA9] | bidirectional | FT_fa I/O with SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BK2, I2C2_SCL alternate functions and ADC_IN15; can be remapped to PA9 via SYSCFG_CFGR1. |+| 17 | PA12 [PA10] | bidirectional | FT_fa I/O with SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA alternate functions and ADC_IN16; can be remapped to PA10 via SYSCFG_CFGR1. |+| 18 | PA13 | bidirectional | FT_ea I/O, SWDIO upon reset with internal pull-up active, plus IR_OUT, EVENTOUT and ADC_IN17. |+| 19 | PA14-BOOT0/PA15 | bidirectional | Bonded PA14-BOOT0 (SWCLK upon reset with internal pull-down active, USART2_TX, ADC_IN18, BOOT0) and PA15 (FT; SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR) I/O. |+| 20 | PB3/PB4/PB5/PB6 | bidirectional | Four bonded FT I/Os: PB3, PB4, PB5 (WKUP6) and PB6 (FT_f) with SPI1, TIM, USART1, LPTIM1, I2C1 alternate functions. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | TSSOP-20 |+| Category | Embedded Processors & Controllers |+| Pins | 20 |++## CAD (KiCad official)++- Symbol: `STM32G031F4P6`+- Footprint: `Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm`+- 3D model: TSSOP-20 (KiCad packages3D, STEP)+- 3D model files: `stm32g031f4p6-etched.step` / `stm32g031f4p6-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm32g031f4p6.step` / `stm32g031f4p6.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588908486025887744) (117 pp, sha256 `0fc5e46abdba3d02`, retrieved 2026-10-05, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stm32g031f4p6-datasheet.pdf)
page.jsonadded+231
@@ -0,0 +1,231 @@+{+  "slug": "stm32g031f4p6",+  "version": "0.1.0",+  "type": "component",+  "description": "STMicroelectronics Microcontrollers (MCU/MPU/SOC), TSSOP-20. Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "embedded processors & controllers",+    "stm32g031f4p6",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "stm32g031f4p6.kicad_sym",+    "stm32g031f4p6.kicad_mod",+    "stm32g031f4p6.glb",+    "stm32g031f4p6.step",+    "stm32g031f4p6.lbr",+    "docs/hero.png",+    "docs/stm32g031f4p6-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "stm32g031f4p6-hero.glb",+    "stm32g031f4p6-hero.overlay.json"+  ],+  "component": {+    "mpn": "STM32G031F4P6",+    "manufacturer": "STMicroelectronics",+    "package": "TSSOP-20",+    "pin_count": 20,+    "category": "Embedded Processors & Controllers",+    "subcategory": "Microcontrollers (MCU/MPU/SOC)",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588908486025887744",+    "parts": {+      "symbol": "stm32g031f4p6.kicad_sym",+      "footprint": "stm32g031f4p6.kicad_mod",+      "model_3d": "stm32g031f4p6-hero.glb",+      "model_3d_plain": "stm32g031f4p6.glb",+      "model_3d_step": "stm32g031f4p6-etched.step",+      "model_3d_step_plain": "stm32g031f4p6.step",+      "lbr": "stm32g031f4p6.lbr"+    },+    "distributor_links": {+      "lcsc": 529332,+      "digikey": "497-19773-ND",+      "mouser": "511-STM32G031F4P6"+    },+    "distributor_check": {+      "checked_at": "2026-10-05T23:51:01Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "497-19773-ND",+        "status": "found"+      },+      "mouser": {+        "pn": "511-STM32G031F4P6",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "PB7/PB8",+        "type": "bidirectional",+        "description": "Bonded PB7 (FT_fa; USART1_RX, SPI2_MOSI, TIM17_CH1N, LPTIM1_IN2, I2C1_SDA, ADC_IN11, PVD_IN) and PB8 (FT_f; SPI2_SCK, TIM16_CH1, I2C1_SCL) I/O."+      },+      {+        "number": "2",+        "name": "PB9/PC14-OSC32_IN",+        "type": "bidirectional",+        "description": "Bonded PB9 (FT_f; IR_OUT, TIM17_CH1, SPI2_NSS, I2C1_SDA) and PC14 (FT; OSC32_IN/OSC_IN, TIM1_BK2) I/O; PC14 output limited to 2 MHz, 30 pF max load, not a current source."+      },+      {+        "number": "3",+        "name": "PC15-OSC32_OUT",+        "type": "bidirectional",+        "description": "FT I/O PC15 with OSC32_OUT additional function and OSC32_EN/OSC_EN alternate functions; supplied through power switch (3 mA sink limit), output limited to 2 MHz with 30 pF max load."+      },+      {+        "number": "4",+        "name": "VDD/VDDA",+        "type": "power_in",+        "description": "Supply pin for the digital, I/O and analog domains (VDD = VDDA = VDDIO1), 1.7 V to 3.6 V, to be decoupled with ceramic capacitors close to the pin."+      },+      {+        "number": "5",+        "name": "VSS/VSSA",+        "type": "power_in",+        "description": "Ground reference for digital and analog supply, to be decoupled with VDD/VDDA."+      },+      {+        "number": "6",+        "name": "PF2-NRST",+        "type": "bidirectional",+        "description": "Bidirectional reset pin with embedded weak pull-up (function upon reset NRST), also PF2 with MCO alternate function."+      },+      {+        "number": "7",+        "name": "PA0",+        "type": "bidirectional",+        "description": "FT_a I/O with SPI2_SCK, USART2_CTS, TIM2_CH1_ETR, LPTIM1_OUT alternate functions and ADC_IN0, TAMP_IN2, WKUP1 additional functions."+      },+      {+        "number": "8",+        "name": "PA1",+        "type": "bidirectional",+        "description": "FT_ea I/O with SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, TIM2_CH2, I2C1_SMBA, EVENTOUT alternate functions and ADC_IN1."+      },+      {+        "number": "9",+        "name": "PA2",+        "type": "bidirectional",+        "description": "FT_a I/O with SPI1_MOSI/I2S1_SD, USART2_TX, TIM2_CH3, LPUART1_TX alternate functions and ADC_IN2, WKUP4, LSCO."+      },+      {+        "number": "10",+        "name": "PA3",+        "type": "bidirectional",+        "description": "FT_ea I/O with SPI2_MISO, USART2_RX, TIM2_CH4, LPUART1_RX, EVENTOUT alternate functions and ADC_IN3."+      },+      {+        "number": "11",+        "name": "PA4",+        "type": "bidirectional",+        "description": "FT_a I/O with SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, LPTIM2_OUT, EVENTOUT alternate functions and ADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2."+      },+      {+        "number": "12",+        "name": "PA5",+        "type": "bidirectional",+        "description": "FT_ea I/O with SPI1_SCK/I2S1_CK, TIM2_CH1_ETR, LPTIM2_ETR, EVENTOUT alternate functions and ADC_IN5."+      },+      {+        "number": "13",+        "name": "PA6",+        "type": "bidirectional",+        "description": "FT_ea I/O with SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BK, TIM16_CH1, LPUART1_CTS alternate functions and ADC_IN6."+      },+      {+        "number": "14",+        "name": "PA7",+        "type": "bidirectional",+        "description": "FT_a I/O with SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1 alternate functions and ADC_IN7."+      },+      {+        "number": "15",+        "name": "PB0/PB1/PB2/PA8",+        "type": "bidirectional",+        "description": "Four bonded I/Os PB0, PB1, PB2 (FT_ea, ADC_IN8/9/10, TIM3/TIM1/LPTIM/SPI functions) and PA8 (FT; MCO, SPI2_NSS, TIM1_CH1, LPTIM2_OUT, EVENTOUT)."+      },+      {+        "number": "16",+        "name": "PA11 [PA9]",+        "type": "bidirectional",+        "description": "FT_fa I/O with SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BK2, I2C2_SCL alternate functions and ADC_IN15; can be remapped to PA9 via SYSCFG_CFGR1."+      },+      {+        "number": "17",+        "name": "PA12 [PA10]",+        "type": "bidirectional",+        "description": "FT_fa I/O with SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA alternate functions and ADC_IN16; can be remapped to PA10 via SYSCFG_CFGR1."+      },+      {+        "number": "18",+        "name": "PA13",+        "type": "bidirectional",+        "description": "FT_ea I/O, SWDIO upon reset with internal pull-up active, plus IR_OUT, EVENTOUT and ADC_IN17."+      },+      {+        "number": "19",+        "name": "PA14-BOOT0/PA15",+        "type": "bidirectional",+        "description": "Bonded PA14-BOOT0 (SWCLK upon reset with internal pull-down active, USART2_TX, ADC_IN18, BOOT0) and PA15 (FT; SPI1_NSS/I2S1_WS, USART2_RX, TIM2_CH1_ETR) I/O."+      },+      {+        "number": "20",+        "name": "PB3/PB4/PB5/PB6",+        "type": "bidirectional",+        "description": "Four bonded FT I/Os: PB3, PB4, PB5 (WKUP6) and PB6 (FT_f) with SPI1, TIM, USART1, LPTIM1, I2C1 alternate functions."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-4-5-20251001",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: TSSOP20 pinout diagram (Figure 8, page 34) shows multiple GPIO options per physical pin using '/' no; Table 12 (Pin assignment and description, pages 36-39) package column numbering for TSSOP20 does not"+        ],+        "pages_sent": 56,+        "cost_usd": 0.4293,+        "at": "2026-10-05T23:50:45"+      },+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588908486025887744",+        "pages": 117,+        "sha256": "0fc5e46abdba3d02",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 20,+        "described": 20,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file