component
STM32F732VET6
Public Made by Adomby adom
STMicroelectronics Microcontroller Units (MCUs/MPUs/SOCs), LQFP-100(14x14). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+136@@ -0,0 +1,136 @@+# STM32F732VET6++**STMicroelectronics** · Microcontroller Units (MCUs/MPUs/SOCs) · LQFP-100(14x14)++STM32F732VET6 from STMicroelectronics, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | PE2 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2 and FMC_A23. |+| 2 | PE3 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED0, SAI1_SD_B and FMC_A19. |+| 3 | PE4 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED1, SPI4_NSS, SAI1_FS_A and FMC_A20. |+| 4 | PE5 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A and FMC_A21. |+| 5 | PE6 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED3, TIM1_BKIN2, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, SAI2_MCK_B and FMC_A22. |+| 6 | VBAT | power_in | Backup power supply for the RTC, the 32x32-bit backup registers and the 4 Kbytes of backup SRAM. |+| 7 | PC13 | bidirectional | Backup-domain GPIO (FT) supplied through a power switch that sinks at most 3 mA, so output speed must not exceed 2 MHz at 30 pF and it must not be used as a current source; additional functions RTC_TAMP1/RTC_TS/RTC_OUT and WKUP4. |+| 8 | PC14-OSC32_IN | bidirectional | Backup-domain GPIO (FT) with the same power-switch limits as PC13 (3 mA, 2 MHz at 30 pF, no current sourcing), serving as the OSC32_IN oscillator input when oscillator mode is selected. |+| 9 | PC15-OSC32_OUT | bidirectional | Backup-domain GPIO (FT) with the same power-switch limits as PC13 (3 mA, 2 MHz at 30 pF, no current sourcing), serving as the OSC32_OUT oscillator output when oscillator mode is selected. |+| 10 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |+| 11 | VDD | power_in | Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V. |+| 12 | PH0-OSC_IN | bidirectional | GPIO (FT, 5 V tolerant except in oscillator mode) used as the HSE oscillator input OSC_IN. |+| 13 | PH1-OSC_OUT | bidirectional | GPIO (FT, 5 V tolerant except in oscillator mode) used as the HSE oscillator output OSC_OUT. |+| 14 | NRST | bidirectional | Bidirectional reset pin with weak pull-up resistor. |+| 15 | PC0 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SAI2_FS_B, OTG_HS_ULPI_STP and FMC_SDNWE; additional functions ADC1_IN10, ADC2_IN10 and ADC3_IN10. |+| 16 | PC1 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED0, SPI2_MOSI/I2S2_SD and SAI1_SD_A; additional functions ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3 and WKUP3. |+| 17 | PC2 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SPI2_MISO, OTG_HS_ULPI_DIR and FMC_SDNE0; additional functions ADC1_IN12, ADC2_IN12 and ADC3_IN12. |+| 18 | PC3 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT and FMC_SDCKE0; additional functions ADC1_IN13, ADC2_IN13 and ADC3_IN13. |+| 19 | VSSA | power_in | Dedicated analog ground pin for the ADC and DAC domain. |+| 20 | VREF+ | power_in | Positive reference voltage pin for the ADC and DAC. |+| 21 | VDDA | power_in | Dedicated analog supply pin for the ADC and DAC domain. |+| 22 | PA0-WKUP | bidirectional | Analog-capable GPIO (FT) with alternate functions TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX and SAI2_SD_B, additional functions ADC1_IN0, ADC2_IN0, ADC3_IN0 and WKUP1; if BYPASS_REG is tied to VDD (regulator OFF/internal reset ON) it is used as an active-low internal reset. |+| 23 | PA1 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3 and SAI2_MCK_B; additional functions ADC1_IN1, ADC2_IN1 and ADC3_IN1. |+| 24 | PA2 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX and SAI2_SCK_B; additional functions ADC1_IN2, ADC2_IN2, ADC3_IN2 and WKUP2. |+| 25 | PA3 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX and OTG_HS_ULPI_D0; additional functions ADC1_IN3, ADC2_IN3 and ADC3_IN3. |+| 26 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |+| 27 | VDD | power_in | Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V. |+| 28 | PA4 | bidirectional | 3.3 V-tolerant I/O (TTa) connected directly to the ADC, with alternate functions SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK and OTG_HS_SOF; additional functions ADC1_IN4, ADC2_IN4 and DAC_OUT1. |+| 29 | PA5 | bidirectional | 3.3 V-tolerant I/O (TTa) connected directly to the ADC, with alternate functions TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK and OTG_HS_ULPI_CK; additional functions ADC1_IN5, ADC2_IN5 and DAC_OUT2. |+| 30 | PA6 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO and TIM13_CH1; additional functions ADC1_IN6 and ADC2_IN6. |+| 31 | PA7 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1 and FMC_SDNWE; additional functions ADC1_IN7 and ADC2_IN7. |+| 32 | PC4 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions I2S1_MCK and FMC_SDNE0; additional functions ADC1_IN14 and ADC2_IN14. |+| 33 | PC5 | bidirectional | 5 V-tolerant GPIO (FT) with alternate function FMC_SDCKE0; additional functions ADC1_IN15 and ADC2_IN15. |+| 34 | PB0 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2N, TIM3_CH3, TIM8_CH2N, UART4_CTS and OTG_HS_ULPI_D1; additional functions ADC1_IN8 and ADC2_IN8. |+| 35 | PB1 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3N, TIM3_CH4, TIM8_CH3N and OTG_HS_ULPI_D2; additional functions ADC1_IN9 and ADC2_IN9. |+| 36 | PB2 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SAI1_SD_A, SPI3_MOSI/I2S3_SD and QUADSPI_CLK. |+| 37 | PE7 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_ETR, UART7_Rx, QUADSPI_BK2_IO0 and FMC_D4. |+| 38 | PE8 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1N, UART7_Tx, QUADSPI_BK2_IO1 and FMC_D5. |+| 39 | PE9 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1, UART7_RTS, QUADSPI_BK2_IO2 and FMC_D6. |+| 40 | PE10 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2N, UART7_CTS, QUADSPI_BK2_IO3 and FMC_D7. |+| 41 | PE11 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2, SPI4_NSS, SAI2_SD_B and FMC_D8. |+| 42 | PE12 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3N, SPI4_SCK, SAI2_SCK_B and FMC_D9. |+| 43 | PE13 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3, SPI4_MISO, SAI2_FS_B and FMC_D10. |+| 44 | PE14 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH4, SPI4_MOSI, SAI2_MCK_B and FMC_D11. |+| 45 | PE15 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_BKIN and FMC_D12. |+| 46 | PB10 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf, 20 mA drive in Fm+) with alternate functions TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX and OTG_HS_ULPI_D3. |+| 47 | PB11 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf, 20 mA drive in Fm+) with alternate functions TIM2_CH4, I2C2_SDA, USART3_RX and OTG_HS_ULPI_D4. |+| 48 | VCAP_1 | power_in | Output of the internal voltage regulator; must be connected to an external capacitor as specified in section 6.3.2. |+| 49 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |+| 50 | VDD | power_in | Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V. |+| 51 | PB12 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, USART3_CK, OTG_HS_ULPI_D5 and OTG_HS_ID. |+| 52 | PB13 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS and OTG_HS_ULPI_D6; additional function OTG_HS_VBUS. |+| 53 | PB14 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, SDMMC2_D0 and OTG_HS_DM. |+| 54 | PB15 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, SDMMC2_D1 and OTG_HS_DP. |+| 55 | PD8 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions USART3_TX and FMC_D13. |+| 56 | PD9 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions USART3_RX and FMC_D14. |+| 57 | PD10 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions USART3_CK and FMC_D15. |+| 58 | PD11 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A and FMC_A16/FMC_CLE. |+| 59 | PD12 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM4_CH1, LPTIM1_IN1, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A and FMC_A17/FMC_ALE. |+| 60 | PD13 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM4_CH2, LPTIM1_OUT, QUADSPI_BK1_IO3, SAI2_SCK_A and FMC_A18. |+| 61 | PD14 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM4_CH3, UART8_CTS and FMC_D0. |+| 62 | PD15 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM4_CH4, UART8_RTS and FMC_D1. |+| 63 | PC6 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDMMC2_D6 and SDMMC1_D6. |+| 64 | PC7 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7 and SDMMC1_D7. |+| 65 | PC8 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK and SDMMC1_D0. |+| 66 | PC9 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0 and SDMMC1_D1. |+| 67 | PA8 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK and OTG_FS_SOF. |+| 68 | PA9 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK and USART1_TX; additional function OTG_FS_VBUS. |+| 69 | PA10 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3, USART1_RX and OTG_FS_ID. |+| 70 | PA11 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_CH4, USART1_CTS, CAN1_RX and OTG_FS_DM. |+| 71 | PA12 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX and OTG_FS_DP. |+| 72 | PA13 | bidirectional | 5 V-tolerant GPIO (FT) which after reset is the JTMS-SWDIO serial-wire debug data pin. |+| 73 | VCAP_2 | power_in | Output of the internal voltage regulator; must be connected to an external capacitor as specified in section 6.3.2. |+| 74 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |+| 75 | VDD | power_in | Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V. |+| 76 | PA14 | bidirectional | 5 V-tolerant GPIO (FT) which after reset is the JTCK-SWCLK serial-wire debug clock pin. |+| 77 | PA15 | bidirectional | 5 V-tolerant GPIO (FT) with JTDI after reset and alternate functions TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS and UART4_RTS. |+| 78 | PC10 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1 and SDMMC1_D2. |+| 79 | PC11 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS and SDMMC1_D3. |+| 80 | PC12 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX and SDMMC1_CK. |+| 81 | PD0 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions CAN1_RX and FMC_D2. |+| 82 | PD1 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions CAN1_TX and FMC_D3. |+| 83 | PD2 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TRACED2, TIM3_ETR, UART5_RX and SDMMC1_CMD. |+| 84 | PD3 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SPI2_SCK/I2S2_CK, USART2_CTS and FMC_CLK. |+| 85 | PD4 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions USART2_RTS and FMC_NOE. |+| 86 | PD5 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions USART2_TX and FMC_NWE. |+| 87 | PD6 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, SDMMC2_CK and FMC_NWAIT. |+| 88 | PD7 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions USART2_CK, SDMMC2_CMD and FMC_NE1. |+| 89 | PB3 | bidirectional | 5 V-tolerant GPIO (FT) with JTDO/TRACESWO after reset and alternate functions TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SDMMC2_D2. |+| 90 | PB4 | bidirectional | 5 V-tolerant GPIO (FT) with NJTRST after reset and alternate functions TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS and SDMMC2_D3. |+| 91 | PB5 | bidirectional | 5 V-tolerant GPIO (FT, note 4) with alternate functions TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, OTG_HS_ULPI_D7 and FMC_SDCKE1. |+| 92 | PB6 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH1, I2C1_SCL, USART1_TX, QUADSPI_BK1_NCS and FMC_SDNE1. |+| 93 | PB7 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH2, I2C1_SDA, USART1_RX and FMC_NL. |+| 94 | BOOT0 | input | Dedicated BOOT0 boot-mode selection pin, also used as VPP for Flash programming with VPP. |+| 95 | PB8 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDMMC2_D4 and SDMMC1_D4. |+| 96 | PB9 | bidirectional | 5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDMMC2_D5 and SDMMC1_D5. |+| 97 | PE0 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A and FMC_NBL0. |+| 98 | PE1 | bidirectional | 5 V-tolerant GPIO (FT) with alternate functions LPTIM1_IN2, UART8_Tx and FMC_NBL1. |+| 99 | VSS | power_in | Ground pin; all voltages are referenced to VSS. |+| 100 | VDD | power_in | Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | STMicroelectronics |+| Package | LQFP-100(14x14) |+| Category | Single Chip Microcomputer/Microcontroller |+| Pins | 100 |++## CAD (KiCad official)++- Symbol: `STM32F732VET6`+- Footprint: `Package_QFP:LQFP-100_14x14mm_P0.5mm`+- 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)+- 3D model files: `stm32f732vet6-etched.step` / `stm32f732vet6-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `stm32f732vet6.step` / `stm32f732vet6.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588923237632131072) (228 pp, sha256 `33237d71f4a80d09`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/stm32f732vet6-datasheet.pdf)
page.jsonadded+752@@ -0,0 +1,752 @@+{+ "slug": "stm32f732vet6",+ "version": "0.1.0",+ "type": "component",+ "description": "STMicroelectronics Microcontroller Units (MCUs/MPUs/SOCs), LQFP-100(14x14). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "single chip microcomputer-microcontroller",+ "stm32f732vet6",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "stm32f732vet6.kicad_sym",+ "stm32f732vet6.kicad_mod",+ "stm32f732vet6.glb",+ "stm32f732vet6.step",+ "stm32f732vet6.lbr",+ "docs/hero.png",+ "docs/stm32f732vet6-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "stm32f732vet6-hero.glb",+ "stm32f732vet6-hero.overlay.json"+ ],+ "component": {+ "mpn": "STM32F732VET6",+ "manufacturer": "STMicroelectronics",+ "package": "LQFP-100(14x14)",+ "pin_count": 100,+ "category": "Single Chip Microcomputer/Microcontroller",+ "subcategory": "Microcontroller Units (MCUs/MPUs/SOCs)",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588923237632131072",+ "parts": {+ "symbol": "stm32f732vet6.kicad_sym",+ "footprint": "stm32f732vet6.kicad_mod",+ "model_3d": "stm32f732vet6-hero.glb",+ "model_3d_plain": "stm32f732vet6.glb",+ "model_3d_step": "stm32f732vet6-etched.step",+ "model_3d_step_plain": "stm32f732vet6.step",+ "lbr": "stm32f732vet6.lbr"+ },+ "distributor_links": {+ "lcsc": "C1341380",+ "digikey": "497-19183-ND",+ "mouser": "511-STM32F732VET6"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T03:27:03Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "497-19183-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "511-STM32F732VET6",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "PE2",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2 and FMC_A23."+ },+ {+ "number": "2",+ "name": "PE3",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED0, SAI1_SD_B and FMC_A19."+ },+ {+ "number": "3",+ "name": "PE4",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED1, SPI4_NSS, SAI1_FS_A and FMC_A20."+ },+ {+ "number": "4",+ "name": "PE5",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A and FMC_A21."+ },+ {+ "number": "5",+ "name": "PE6",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED3, TIM1_BKIN2, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, SAI2_MCK_B and FMC_A22."+ },+ {+ "number": "6",+ "name": "VBAT",+ "type": "power_in",+ "description": "Backup power supply for the RTC, the 32x32-bit backup registers and the 4 Kbytes of backup SRAM."+ },+ {+ "number": "7",+ "name": "PC13",+ "type": "bidirectional",+ "description": "Backup-domain GPIO (FT) supplied through a power switch that sinks at most 3 mA, so output speed must not exceed 2 MHz at 30 pF and it must not be used as a current source; additional functions RTC_TAMP1/RTC_TS/RTC_OUT and WKUP4."+ },+ {+ "number": "8",+ "name": "PC14-OSC32_IN",+ "type": "bidirectional",+ "description": "Backup-domain GPIO (FT) with the same power-switch limits as PC13 (3 mA, 2 MHz at 30 pF, no current sourcing), serving as the OSC32_IN oscillator input when oscillator mode is selected."+ },+ {+ "number": "9",+ "name": "PC15-OSC32_OUT",+ "type": "bidirectional",+ "description": "Backup-domain GPIO (FT) with the same power-switch limits as PC13 (3 mA, 2 MHz at 30 pF, no current sourcing), serving as the OSC32_OUT oscillator output when oscillator mode is selected."+ },+ {+ "number": "10",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground pin; all voltages are referenced to VSS."+ },+ {+ "number": "11",+ "name": "VDD",+ "type": "power_in",+ "description": "Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V."+ },+ {+ "number": "12",+ "name": "PH0-OSC_IN",+ "type": "bidirectional",+ "description": "GPIO (FT, 5 V tolerant except in oscillator mode) used as the HSE oscillator input OSC_IN."+ },+ {+ "number": "13",+ "name": "PH1-OSC_OUT",+ "type": "bidirectional",+ "description": "GPIO (FT, 5 V tolerant except in oscillator mode) used as the HSE oscillator output OSC_OUT."+ },+ {+ "number": "14",+ "name": "NRST",+ "type": "bidirectional",+ "description": "Bidirectional reset pin with weak pull-up resistor."+ },+ {+ "number": "15",+ "name": "PC0",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SAI2_FS_B, OTG_HS_ULPI_STP and FMC_SDNWE; additional functions ADC1_IN10, ADC2_IN10 and ADC3_IN10."+ },+ {+ "number": "16",+ "name": "PC1",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED0, SPI2_MOSI/I2S2_SD and SAI1_SD_A; additional functions ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3 and WKUP3."+ },+ {+ "number": "17",+ "name": "PC2",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SPI2_MISO, OTG_HS_ULPI_DIR and FMC_SDNE0; additional functions ADC1_IN12, ADC2_IN12 and ADC3_IN12."+ },+ {+ "number": "18",+ "name": "PC3",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT and FMC_SDCKE0; additional functions ADC1_IN13, ADC2_IN13 and ADC3_IN13."+ },+ {+ "number": "19",+ "name": "VSSA",+ "type": "power_in",+ "description": "Dedicated analog ground pin for the ADC and DAC domain."+ },+ {+ "number": "20",+ "name": "VREF+",+ "type": "power_in",+ "description": "Positive reference voltage pin for the ADC and DAC."+ },+ {+ "number": "21",+ "name": "VDDA",+ "type": "power_in",+ "description": "Dedicated analog supply pin for the ADC and DAC domain."+ },+ {+ "number": "22",+ "name": "PA0-WKUP",+ "type": "bidirectional",+ "description": "Analog-capable GPIO (FT) with alternate functions TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX and SAI2_SD_B, additional functions ADC1_IN0, ADC2_IN0, ADC3_IN0 and WKUP1; if BYPASS_REG is tied to VDD (regulator OFF/internal reset ON) it is used as an active-low internal reset."+ },+ {+ "number": "23",+ "name": "PA1",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3 and SAI2_MCK_B; additional functions ADC1_IN1, ADC2_IN1 and ADC3_IN1."+ },+ {+ "number": "24",+ "name": "PA2",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX and SAI2_SCK_B; additional functions ADC1_IN2, ADC2_IN2, ADC3_IN2 and WKUP2."+ },+ {+ "number": "25",+ "name": "PA3",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX and OTG_HS_ULPI_D0; additional functions ADC1_IN3, ADC2_IN3 and ADC3_IN3."+ },+ {+ "number": "26",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground pin; all voltages are referenced to VSS."+ },+ {+ "number": "27",+ "name": "VDD",+ "type": "power_in",+ "description": "Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V."+ },+ {+ "number": "28",+ "name": "PA4",+ "type": "bidirectional",+ "description": "3.3 V-tolerant I/O (TTa) connected directly to the ADC, with alternate functions SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK and OTG_HS_SOF; additional functions ADC1_IN4, ADC2_IN4 and DAC_OUT1."+ },+ {+ "number": "29",+ "name": "PA5",+ "type": "bidirectional",+ "description": "3.3 V-tolerant I/O (TTa) connected directly to the ADC, with alternate functions TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK and OTG_HS_ULPI_CK; additional functions ADC1_IN5, ADC2_IN5 and DAC_OUT2."+ },+ {+ "number": "30",+ "name": "PA6",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO and TIM13_CH1; additional functions ADC1_IN6 and ADC2_IN6."+ },+ {+ "number": "31",+ "name": "PA7",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1 and FMC_SDNWE; additional functions ADC1_IN7 and ADC2_IN7."+ },+ {+ "number": "32",+ "name": "PC4",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions I2S1_MCK and FMC_SDNE0; additional functions ADC1_IN14 and ADC2_IN14."+ },+ {+ "number": "33",+ "name": "PC5",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate function FMC_SDCKE0; additional functions ADC1_IN15 and ADC2_IN15."+ },+ {+ "number": "34",+ "name": "PB0",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2N, TIM3_CH3, TIM8_CH2N, UART4_CTS and OTG_HS_ULPI_D1; additional functions ADC1_IN8 and ADC2_IN8."+ },+ {+ "number": "35",+ "name": "PB1",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3N, TIM3_CH4, TIM8_CH3N and OTG_HS_ULPI_D2; additional functions ADC1_IN9 and ADC2_IN9."+ },+ {+ "number": "36",+ "name": "PB2",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SAI1_SD_A, SPI3_MOSI/I2S3_SD and QUADSPI_CLK."+ },+ {+ "number": "37",+ "name": "PE7",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_ETR, UART7_Rx, QUADSPI_BK2_IO0 and FMC_D4."+ },+ {+ "number": "38",+ "name": "PE8",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1N, UART7_Tx, QUADSPI_BK2_IO1 and FMC_D5."+ },+ {+ "number": "39",+ "name": "PE9",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1, UART7_RTS, QUADSPI_BK2_IO2 and FMC_D6."+ },+ {+ "number": "40",+ "name": "PE10",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2N, UART7_CTS, QUADSPI_BK2_IO3 and FMC_D7."+ },+ {+ "number": "41",+ "name": "PE11",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2, SPI4_NSS, SAI2_SD_B and FMC_D8."+ },+ {+ "number": "42",+ "name": "PE12",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3N, SPI4_SCK, SAI2_SCK_B and FMC_D9."+ },+ {+ "number": "43",+ "name": "PE13",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3, SPI4_MISO, SAI2_FS_B and FMC_D10."+ },+ {+ "number": "44",+ "name": "PE14",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH4, SPI4_MOSI, SAI2_MCK_B and FMC_D11."+ },+ {+ "number": "45",+ "name": "PE15",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_BKIN and FMC_D12."+ },+ {+ "number": "46",+ "name": "PB10",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf, 20 mA drive in Fm+) with alternate functions TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX and OTG_HS_ULPI_D3."+ },+ {+ "number": "47",+ "name": "PB11",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf, 20 mA drive in Fm+) with alternate functions TIM2_CH4, I2C2_SDA, USART3_RX and OTG_HS_ULPI_D4."+ },+ {+ "number": "48",+ "name": "VCAP_1",+ "type": "power_in",+ "description": "Output of the internal voltage regulator; must be connected to an external capacitor as specified in section 6.3.2."+ },+ {+ "number": "49",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground pin; all voltages are referenced to VSS."+ },+ {+ "number": "50",+ "name": "VDD",+ "type": "power_in",+ "description": "Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V."+ },+ {+ "number": "51",+ "name": "PB12",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, USART3_CK, OTG_HS_ULPI_D5 and OTG_HS_ID."+ },+ {+ "number": "52",+ "name": "PB13",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS and OTG_HS_ULPI_D6; additional function OTG_HS_VBUS."+ },+ {+ "number": "53",+ "name": "PB14",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, SDMMC2_D0 and OTG_HS_DM."+ },+ {+ "number": "54",+ "name": "PB15",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, SDMMC2_D1 and OTG_HS_DP."+ },+ {+ "number": "55",+ "name": "PD8",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions USART3_TX and FMC_D13."+ },+ {+ "number": "56",+ "name": "PD9",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions USART3_RX and FMC_D14."+ },+ {+ "number": "57",+ "name": "PD10",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions USART3_CK and FMC_D15."+ },+ {+ "number": "58",+ "name": "PD11",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A and FMC_A16/FMC_CLE."+ },+ {+ "number": "59",+ "name": "PD12",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM4_CH1, LPTIM1_IN1, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A and FMC_A17/FMC_ALE."+ },+ {+ "number": "60",+ "name": "PD13",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM4_CH2, LPTIM1_OUT, QUADSPI_BK1_IO3, SAI2_SCK_A and FMC_A18."+ },+ {+ "number": "61",+ "name": "PD14",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM4_CH3, UART8_CTS and FMC_D0."+ },+ {+ "number": "62",+ "name": "PD15",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM4_CH4, UART8_RTS and FMC_D1."+ },+ {+ "number": "63",+ "name": "PC6",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDMMC2_D6 and SDMMC1_D6."+ },+ {+ "number": "64",+ "name": "PC7",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7 and SDMMC1_D7."+ },+ {+ "number": "65",+ "name": "PC8",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK and SDMMC1_D0."+ },+ {+ "number": "66",+ "name": "PC9",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0 and SDMMC1_D1."+ },+ {+ "number": "67",+ "name": "PA8",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK and OTG_FS_SOF."+ },+ {+ "number": "68",+ "name": "PA9",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK and USART1_TX; additional function OTG_FS_VBUS."+ },+ {+ "number": "69",+ "name": "PA10",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH3, USART1_RX and OTG_FS_ID."+ },+ {+ "number": "70",+ "name": "PA11",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_CH4, USART1_CTS, CAN1_RX and OTG_FS_DM."+ },+ {+ "number": "71",+ "name": "PA12",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX and OTG_FS_DP."+ },+ {+ "number": "72",+ "name": "PA13",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) which after reset is the JTMS-SWDIO serial-wire debug data pin."+ },+ {+ "number": "73",+ "name": "VCAP_2",+ "type": "power_in",+ "description": "Output of the internal voltage regulator; must be connected to an external capacitor as specified in section 6.3.2."+ },+ {+ "number": "74",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground pin; all voltages are referenced to VSS."+ },+ {+ "number": "75",+ "name": "VDD",+ "type": "power_in",+ "description": "Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V."+ },+ {+ "number": "76",+ "name": "PA14",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) which after reset is the JTCK-SWCLK serial-wire debug clock pin."+ },+ {+ "number": "77",+ "name": "PA15",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with JTDI after reset and alternate functions TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS and UART4_RTS."+ },+ {+ "number": "78",+ "name": "PC10",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1 and SDMMC1_D2."+ },+ {+ "number": "79",+ "name": "PC11",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS and SDMMC1_D3."+ },+ {+ "number": "80",+ "name": "PC12",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX and SDMMC1_CK."+ },+ {+ "number": "81",+ "name": "PD0",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions CAN1_RX and FMC_D2."+ },+ {+ "number": "82",+ "name": "PD1",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions CAN1_TX and FMC_D3."+ },+ {+ "number": "83",+ "name": "PD2",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TRACED2, TIM3_ETR, UART5_RX and SDMMC1_CMD."+ },+ {+ "number": "84",+ "name": "PD3",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SPI2_SCK/I2S2_CK, USART2_CTS and FMC_CLK."+ },+ {+ "number": "85",+ "name": "PD4",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions USART2_RTS and FMC_NOE."+ },+ {+ "number": "86",+ "name": "PD5",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions USART2_TX and FMC_NWE."+ },+ {+ "number": "87",+ "name": "PD6",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, SDMMC2_CK and FMC_NWAIT."+ },+ {+ "number": "88",+ "name": "PD7",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions USART2_CK, SDMMC2_CMD and FMC_NE1."+ },+ {+ "number": "89",+ "name": "PB3",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with JTDO/TRACESWO after reset and alternate functions TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SDMMC2_D2."+ },+ {+ "number": "90",+ "name": "PB4",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with NJTRST after reset and alternate functions TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS and SDMMC2_D3."+ },+ {+ "number": "91",+ "name": "PB5",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT, note 4) with alternate functions TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, OTG_HS_ULPI_D7 and FMC_SDCKE1."+ },+ {+ "number": "92",+ "name": "PB6",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH1, I2C1_SCL, USART1_TX, QUADSPI_BK1_NCS and FMC_SDNE1."+ },+ {+ "number": "93",+ "name": "PB7",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH2, I2C1_SDA, USART1_RX and FMC_NL."+ },+ {+ "number": "94",+ "name": "BOOT0",+ "type": "input",+ "description": "Dedicated BOOT0 boot-mode selection pin, also used as VPP for Flash programming with VPP."+ },+ {+ "number": "95",+ "name": "PB8",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDMMC2_D4 and SDMMC1_D4."+ },+ {+ "number": "96",+ "name": "PB9",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO with I2C Fm+ option (FTf) with alternate functions TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDMMC2_D5 and SDMMC1_D5."+ },+ {+ "number": "97",+ "name": "PE0",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A and FMC_NBL0."+ },+ {+ "number": "98",+ "name": "PE1",+ "type": "bidirectional",+ "description": "5 V-tolerant GPIO (FT) with alternate functions LPTIM1_IN2, UART8_Tx and FMC_NBL1."+ },+ {+ "number": "99",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground pin; all voltages are referenced to VSS."+ },+ {+ "number": "100",+ "name": "VDD",+ "type": "power_in",+ "description": "Application supply pin for I/Os and the internal regulator, specified for 1.7 V to 3.6 V."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Package variant: STM32F732VET6 orders as 100-pin (V) LQFP (T), so the LQFP100 (14x14 mm) column of T; Table 10 lists the dedicated boot pin as 'BOOT' with additional function VPP; Figure 15 labels it BO; Datasheet pin type for NRST is I/O with structure RST; mapped to KiCad bidirectional to match the da",+ "1/100 pins cited to the wrong page (name found elsewhere): ['94:BOOT0@p81']"+ ],+ "pages_sent": 95,+ "cost_usd": 0.4753,+ "at": "2026-10-08T03:26:30"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588923237632131072",+ "pages": 228,+ "sha256": "33237d71f4a80d09",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 100,+ "described": 100,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "stm32f732vet6.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 16,+ 16,+ 1.5+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "51720097260ffba41c3062f85f67623721102fa535901c47cb555a1f444feeb3",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "stm32f732vet6-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 16,+ 16,+ 1.5+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "0af3f10ea43bf6940fd7c3ccedbdcd5324885c9a666f4df613345c56792c869c",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}