← Commit history

stc8h8k64u-45i-lqfp48: backfill missing artifacts (etch-FAILED:HTTP Error 524: <none>, variants)

Ray ·28902eebb4 · ·parent 08c7d19
2 files changed +67−15
README.md+13−11
@@ -68,18 +68,20 @@ STC8H8K64U-45I-LQFP48 from STC Micro, in a LQFP-48(7x7). Pinout and pin descript  ## Ordering variants +Same part, different packaging or reel option.+ - `STC8H8K64U-45I-LQFP48`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-QFN48`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-LQFP64`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-QFN64`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-LQFP44`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-LQFP32`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-QFN32`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-PDIP40`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-SKDIP28`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-TSSOP28`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-TSSOP20`-- `STC8H8K64U-45I-LQFP48STC8H8K64U-45I-SOP16`+- `STC8H8K64U-45I-QFN48`+- `STC8H8K64U-45I-LQFP64`+- `STC8H8K64U-45I-QFN64`+- `STC8H8K64U-45I-LQFP44`+- `STC8H8K64U-45I-LQFP32`+- `STC8H8K64U-45I-QFN32`+- `STC8H8K64U-45I-PDIP40`+- `STC8H8K64U-45I-SKDIP28`+- `STC8H8K64U-45I-TSSOP28`+- `STC8H8K64U-45I-TSSOP20`+- `STC8H8K64U-45I-SOP16`  ## CAD (KiCad official) 
page.json+54−4
@@ -106,19 +106,19 @@         "number": "13",         "name": "UCAP",         "type": "passive",-        "description": "USB core LDO stabilization capacitor pin - connect 0.1 \u00b5F (0.1-10 \u00b5F) to GND. Required for the built-in USB PHY regulator."+        "description": "USB core LDO stabilization capacitor pin - connect 0.1 µF (0.1-10 µF) to GND. Required for the built-in USB PHY regulator."       },       {         "number": "14",         "name": "P5.4/nRST/MCLKO/SS/SS_3/PWM2P/PWM6_2/T2/ADC2",         "type": "bidirectional",-        "description": "Multi-function pin. Default at factory is GPIO P5.4 (low-active internal 4 k\u03a9 pull-up briefly asserted 6.5 ms at power-up); can be configured as external reset nRST (active-low) via ISP. Also master-clock output MCLKO, SPI SS/SS_3, PWM2P, PWM6_2, Timer2 external clock, ADC ch2."+        "description": "Multi-function pin. Default at factory is GPIO P5.4 (low-active internal 4 kΩ pull-up briefly asserted 6.5 ms at power-up); can be configured as external reset nRST (active-low) via ISP. Also master-clock output MCLKO, SPI SS/SS_3, PWM2P, PWM6_2, Timer2 external clock, ADC ch2."       },       {         "number": "15",         "name": "Vcc/AVcc",         "type": "power_in",-        "description": "Main supply pin (also serves as ADC analog VCC). Operating range 1.9-5.5 V. Decouple with a 10 \u00b5F (or larger) bulk plus 0.1 \u00b5F ceramic near the pin."+        "description": "Main supply pin (also serves as ADC analog VCC). Operating range 1.9-5.5 V. Decouple with a 10 µF (or larger) bulk plus 0.1 µF ceramic near the pin."       },       {         "number": "16",@@ -394,5 +394,55 @@   ],   "visibility": {     "public": true-  }+  },+  "variants": [+    {+      "mpn": "STC8H8K64U-45I-LQFP48",+      "kind": "packaging"+    },+    {+      "mpn": "STC8H8K64U-45I-QFN48",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-LQFP64",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-QFN64",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-LQFP44",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-LQFP32",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-QFN32",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-PDIP40",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-SKDIP28",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-TSSOP28",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-TSSOP20",+      "kind": "unknown"+    },+    {+      "mpn": "STC8H8K64U-45I-SOP16",+      "kind": "unknown"+    }+  ] }\ No newline at end of file