component
STC15W408AS-35I-TSSOP20
Public Made by Adomby adom
STC Micro Microcontrollers (MCU/MPU/SOC), TSSOP-20. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+188−8@@ -1,13 +1,198 @@ {+ "schema_version": 1,+ "type": "component", "slug": "stc15w408as-35i-tssop20",+ "title": "STC15W408AS-35I-TSSOP20",+ "brief": "STC Micro Microcontrollers (MCU/MPU/SOC), TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "STC Micro Microcontrollers (MCU/MPU/SOC), TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "mcu", "stc15w408as-35i-tssop20" ],+ "component": {+ "mpn": "STC15W408AS-35I-TSSOP20",+ "manufacturer": "STC Micro",+ "package": "TSSOP-20",+ "pin_count": 20,+ "category": "MCU",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/caa5a792ca87f52d47a7cc948ca9d105.pdf",+ "parts": {+ "symbol": "stc15w408as-35i-tssop20.kicad_sym",+ "footprint": "stc15w408as-35i-tssop20.kicad_mod",+ "model_3d": "stc15w408as-35i-tssop20.glb",+ "model_3d_step": "stc15w408as-35i-tssop20.step",+ "lbr": "stc15w408as-35i-tssop20.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "P1.2/ADC2/SS/ECI/CMPO",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[2]. Muxed with ADC input channel 2, SPI slave-select (SS), CCP/PCA external clock input (ECI), and analog comparator output (CMPO)."+ },+ {+ "number": "2",+ "name": "P1.3/ADC3/MOSI",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[3]. Muxed with ADC input channel 3 and SPI master-out/slave-in (MOSI)."+ },+ {+ "number": "3",+ "name": "P1.4/ADC4/MISO",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[4]. Muxed with ADC input channel 4 and SPI master-in/slave-out (MISO)."+ },+ {+ "number": "4",+ "name": "P1.5/ADC5/SCLK",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[5]. Muxed with ADC input channel 5 and SPI clock (SCLK)."+ },+ {+ "number": "5",+ "name": "P1.6/ADC6/RxD_3/XTAL2/SysClkO_2",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[6]. Muxed with ADC input channel 6, alternate UART receive (RxD_3), external-crystal output XTAL2, and secondary system-clock output (SysClkO_2 = SysClk/1, /2, or /4)."+ },+ {+ "number": "6",+ "name": "P1.7/ADC7/TxD_3/XTAL1",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[7]. Muxed with ADC input channel 7, alternate UART transmit (TxD_3), and external-crystal input XTAL1 (also external-clock input when a clock source is fed directly)."+ },+ {+ "number": "7",+ "name": "P5.4/RST/SysClkO/CMP-",+ "type": "bidirectional",+ "description": "Standard I/O PORT5[4]. Muxed with the active-high external reset input (RST), system-clock output (SysClkO = SysClk/1, /2, or /4), and comparator negative input (CMP-, set to high-impedance input when used)."+ },+ {+ "number": "8",+ "name": "VCC",+ "type": "power_in",+ "description": "Positive supply rail, 2.4 V to 5.5 V."+ },+ {+ "number": "9",+ "name": "P5.5/CMP+",+ "type": "bidirectional",+ "description": "Standard I/O PORT5[5]. Muxed with comparator positive input (CMP+, set to high-impedance input when used)."+ },+ {+ "number": "10",+ "name": "GND",+ "type": "power_in",+ "description": "Ground / negative supply rail."+ },+ {+ "number": "11",+ "name": "P3.0/RxD/INT4/T2CLKO",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[0]. Muxed with UART receive (RxD), external interrupt 4 (INT4, falling-edge only, power-down wake-up capable), and Timer 2 clock output (T2CLKO via INT_CLKO[2]/T2CLKO)."+ },+ {+ "number": "12",+ "name": "P3.1/TxD/T2",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[1]. Muxed with UART transmit (TxD) and Timer/Counter 2 external input (T2)."+ },+ {+ "number": "13",+ "name": "P3.2/INT0",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[2]. Muxed with external interrupt 0 (INT0). Rising- and falling-edge trigger both supported when IT0=0, falling-edge only when IT0=1. Power-down wake-up capable."+ },+ {+ "number": "14",+ "name": "P3.3/INT1",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[3]. Muxed with external interrupt 1 (INT1). Rising- and falling-edge trigger both supported when IT1=0, falling-edge only when IT1=1. Power-down wake-up capable."+ },+ {+ "number": "15",+ "name": "P3.4/T0/ECI_2",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[4]. Muxed with Timer/Counter 0 external input (T0) and CCP/PCA external pulse input alternate (ECI_2)."+ },+ {+ "number": "16",+ "name": "P3.5/T0CLKO/CCP0_2",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[5]. Muxed with Timer 0 clock output (T0CLKO, enabled via INT_CLKO[0]) and CCP0 alternate mapping (CCP0_2, capture/PWM channel 0)."+ },+ {+ "number": "17",+ "name": "P3.6/INT2/RxD_2/CCP1_2",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[6]. Muxed with external interrupt 2 (INT2, falling-edge only, power-down wake-up capable), alternate UART receive (RxD_2), and CCP1 alternate mapping (CCP1_2)."+ },+ {+ "number": "18",+ "name": "P3.7/INT3/TxD_2/CCP2/CCP2_2",+ "type": "bidirectional",+ "description": "Standard I/O PORT3[7]. Muxed with external interrupt 3 (INT3, falling-edge only, power-down wake-up capable), alternate UART transmit (TxD_2), and CCP2 default/alternate mapping (CCP2 and CCP2_2 capture/PWM channel 2)."+ },+ {+ "number": "19",+ "name": "P1.0/ADC0/CCP1",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[0]. Muxed with ADC input channel 0 and CCP1 default mapping (capture/high-speed pulse output/PWM channel 1)."+ },+ {+ "number": "20",+ "name": "P1.1/ADC1/CCP0",+ "type": "bidirectional",+ "description": "Standard I/O PORT1[1]. Muxed with ADC input channel 1 and CCP0 default mapping (capture/high-speed pulse output/PWM channel 0)."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://datasheet.lcsc.com/datasheet/pdf/caa5a792ca87f52d47a7cc948ca9d105.pdf",+ "pages": 1219,+ "sha256": "cc8c299c891646e0",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "STC Micro",+ "Package": "TSSOP-20",+ "Category": "MCU",+ "Pins": "20"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "stc15w408as-35i-tssop20"+ ],+ "discovery_pitch": "STC15W408AS-35I-TSSOP20 (STC Micro) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +210,5 @@ "docs/stc15w408as-35i-tssop20-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }