← Commit history

stc12c5a60s2-35i-lqfp44: factory component page (tier=lcsc)

Ray ·3abddec7dd ·1mo ago ·parent c6a22f4
1 file changed +332−8
page.json+332−8
@@ -1,13 +1,342 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "stc12c5a60s2-35i-lqfp44",+  "title": "STC12C5A60S2-35I-LQFP44",+  "brief": "STC Micro Microcontrollers (MCU/MPU/SOC), LQFP-44(10x10). Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "STC Micro Microcontrollers (MCU/MPU/SOC), LQFP-44(10x10). Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "mcu",     "stc12c5a60s2-35i-lqfp44"   ],+  "component": {+    "mpn": "STC12C5A60S2-35I-LQFP44",+    "manufacturer": "STC Micro",+    "package": "LQFP-44(10x10)",+    "pin_count": 44,+    "category": "MCU",+    "subcategory": "Microcontrollers (MCU/MPU/SOC)",+    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/02701df9a7b1d205cdff5187053fcc09.pdf",+    "parts": {+      "symbol": "stc12c5a60s2-35i-lqfp44.kicad_sym",+      "footprint": "stc12c5a60s2-35i-lqfp44.kicad_mod",+      "model_3d": "stc12c5a60s2-35i-lqfp44.glb",+      "model_3d_step": "stc12c5a60s2-35i-lqfp44.step",+      "lbr": "stc12c5a60s2-35i-lqfp44.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "P1.5/MOSI/ADC5",+        "type": "bidirectional",+        "description": "Port 1 bit 5, quasi-bidirectional GPIO after reset. Alternate: SPI MOSI (master-out/slave-in), ADC channel 5 (10-bit, 0-VCC). Drive up to 20 mA per pin."+      },+      {+        "number": "2",+        "name": "P1.6/MISO/ADC6",+        "type": "bidirectional",+        "description": "Port 1 bit 6, quasi-bidirectional GPIO after reset. Alternate: SPI MISO, ADC channel 6."+      },+      {+        "number": "3",+        "name": "P1.7/SCLK/ADC7",+        "type": "bidirectional",+        "description": "Port 1 bit 7, quasi-bidirectional GPIO after reset. Alternate: SPI SCLK, ADC channel 7."+      },+      {+        "number": "4",+        "name": "P4.7/RST",+        "type": "input",+        "description": "Default: active-high external reset input (RST). Can be programmed as P4.7 quasi-bidirectional GPIO via ISP option. Built-in MAX810 reset circuit is available."+      },+      {+        "number": "5",+        "name": "P3.0/RxD",+        "type": "bidirectional",+        "description": "Port 3 bit 0. UART0 receive data (RxD) and also used by the ISP serial-download bootloader."+      },+      {+        "number": "6",+        "name": "P4.3/SCLK/TxD2/CCP1",+        "type": "bidirectional",+        "description": "Port 4 bit 3, quasi-bidirectional GPIO. Alternate: alternate SPI SCLK location, UART2 TxD alternate location, PCA/CCP1 alternate capture/compare pin."+      },+      {+        "number": "7",+        "name": "P3.1/TxD",+        "type": "bidirectional",+        "description": "Port 3 bit 1. UART0 transmit data (TxD) and used by the ISP serial-download bootloader."+      },+      {+        "number": "8",+        "name": "P3.2/INT0",+        "type": "bidirectional",+        "description": "Port 3 bit 2. Alternate: external interrupt 0 (INT0), can wake MCU from power-down."+      },+      {+        "number": "9",+        "name": "P3.3/INT1",+        "type": "bidirectional",+        "description": "Port 3 bit 3. Alternate: external interrupt 1 (INT1), can wake MCU from power-down."+      },+      {+        "number": "10",+        "name": "P3.4/T0/CLKOUT0",+        "type": "bidirectional",+        "description": "Port 3 bit 4. Alternate: Timer 0 external input (T0), programmable clock output CLKOUT0 (T0 overflow)."+      },+      {+        "number": "11",+        "name": "P3.5/T1/CLKOUT1",+        "type": "bidirectional",+        "description": "Port 3 bit 5. Alternate: Timer 1 external input (T1), programmable clock output CLKOUT1 (T1 overflow)."+      },+      {+        "number": "12",+        "name": "P3.6/WR",+        "type": "bidirectional",+        "description": "Port 3 bit 6. Alternate: external data memory write strobe (WR) when external bus is used."+      },+      {+        "number": "13",+        "name": "P3.7/RD",+        "type": "bidirectional",+        "description": "Port 3 bit 7. Alternate: external data memory read strobe (RD) when external bus is used."+      },+      {+        "number": "14",+        "name": "XTAL2",+        "type": "output",+        "description": "Crystal oscillator output (drives external crystal from internal inverter). Leave open if using internal RC oscillator."+      },+      {+        "number": "15",+        "name": "XTAL1",+        "type": "input",+        "description": "Crystal oscillator input (or external clock input). Typical loading caps 15-47 pF. Drive with external clock or leave open if using internal RC oscillator."+      },+      {+        "number": "16",+        "name": "GND",+        "type": "power_in",+        "description": "Ground / VSS. Common return for digital and analog supplies."+      },+      {+        "number": "17",+        "name": "P4.0/SS",+        "type": "bidirectional",+        "description": "Port 4 bit 0. Alternate: SPI slave select (SS) alternate location."+      },+      {+        "number": "18",+        "name": "P2.0",+        "type": "bidirectional",+        "description": "Port 2 bit 0, quasi-bidirectional GPIO (also A8 of external address bus when external memory is used)."+      },+      {+        "number": "19",+        "name": "P2.1",+        "type": "bidirectional",+        "description": "Port 2 bit 1, quasi-bidirectional GPIO (also A9 of external address bus)."+      },+      {+        "number": "20",+        "name": "P2.2",+        "type": "bidirectional",+        "description": "Port 2 bit 2, quasi-bidirectional GPIO (also A10 of external address bus)."+      },+      {+        "number": "21",+        "name": "P2.3",+        "type": "bidirectional",+        "description": "Port 2 bit 3, quasi-bidirectional GPIO (also A11 of external address bus)."+      },+      {+        "number": "22",+        "name": "P2.4",+        "type": "bidirectional",+        "description": "Port 2 bit 4, quasi-bidirectional GPIO (also A12 of external address bus)."+      },+      {+        "number": "23",+        "name": "P2.5",+        "type": "bidirectional",+        "description": "Port 2 bit 5, quasi-bidirectional GPIO (also A13 of external address bus)."+      },+      {+        "number": "24",+        "name": "P2.6",+        "type": "bidirectional",+        "description": "Port 2 bit 6, quasi-bidirectional GPIO (also A14 of external address bus)."+      },+      {+        "number": "25",+        "name": "P2.7",+        "type": "bidirectional",+        "description": "Port 2 bit 7, quasi-bidirectional GPIO (also A15 of external address bus)."+      },+      {+        "number": "26",+        "name": "P0.7",+        "type": "bidirectional",+        "description": "Port 0 bit 7, quasi-bidirectional GPIO (also AD7 of external multiplexed address/data bus)."+      },+      {+        "number": "27",+        "name": "P0.6",+        "type": "bidirectional",+        "description": "Port 0 bit 6, quasi-bidirectional GPIO (also AD6)."+      },+      {+        "number": "28",+        "name": "P0.5",+        "type": "bidirectional",+        "description": "Port 0 bit 5, quasi-bidirectional GPIO (also AD5)."+      },+      {+        "number": "29",+        "name": "P0.4",+        "type": "bidirectional",+        "description": "Port 0 bit 4, quasi-bidirectional GPIO (also AD4)."+      },+      {+        "number": "30",+        "name": "P4.4",+        "type": "bidirectional",+        "description": "Port 4 bit 4, quasi-bidirectional GPIO. Marked NA (no alternate function) in this variant."+      },+      {+        "number": "31",+        "name": "P4.5/ALE",+        "type": "bidirectional",+        "description": "Port 4 bit 5. Alternate: ALE (address-latch-enable) for external memory bus."+      },+      {+        "number": "32",+        "name": "P4.1/ECI/MOSI",+        "type": "bidirectional",+        "description": "Port 4 bit 1. Alternate: PCA external clock input (ECI), SPI MOSI alternate location."+      },+      {+        "number": "33",+        "name": "P4.6/EX_LVD/RST2",+        "type": "bidirectional",+        "description": "Port 4 bit 6. Alternate: external low-voltage-detect comparator input EX_LVD (threshold ~1.32 V on 5 V parts, ~1.30 V on 3.3 V parts), and second reset input (RST2) with programmable threshold."+      },+      {+        "number": "34",+        "name": "P0.3",+        "type": "bidirectional",+        "description": "Port 0 bit 3, quasi-bidirectional GPIO (also AD3)."+      },+      {+        "number": "35",+        "name": "P0.2",+        "type": "bidirectional",+        "description": "Port 0 bit 2, quasi-bidirectional GPIO (also AD2)."+      },+      {+        "number": "36",+        "name": "P0.1",+        "type": "bidirectional",+        "description": "Port 0 bit 1, quasi-bidirectional GPIO (also AD1)."+      },+      {+        "number": "37",+        "name": "P0.0",+        "type": "bidirectional",+        "description": "Port 0 bit 0, quasi-bidirectional GPIO (also AD0)."+      },+      {+        "number": "38",+        "name": "VCC",+        "type": "power_in",+        "description": "Digital supply. 3.3-5.5 V for STC12C5A60S2 (5 V parts); 2.2-3.6 V for STC12LE5A60S2 (3.3 V parts). Decouple with 10 uF bulk + 0.1 uF to GND close to the pin."+      },+      {+        "number": "39",+        "name": "P4.2/MISO/RxD2/CCP0",+        "type": "bidirectional",+        "description": "Port 4 bit 2. Alternate: SPI MISO alternate location, UART2 RxD alternate location, PCA/CCP0 alternate capture/compare pin."+      },+      {+        "number": "40",+        "name": "P1.0/ADC0/CLKOUT2",+        "type": "bidirectional",+        "description": "Port 1 bit 0. Alternate: ADC channel 0 (10-bit), programmable clock output CLKOUT2 (baud-rate-generator overflow)."+      },+      {+        "number": "41",+        "name": "P1.1/ADC1",+        "type": "bidirectional",+        "description": "Port 1 bit 1. Alternate: ADC channel 1."+      },+      {+        "number": "42",+        "name": "P1.2/RxD2/ECI/ADC2",+        "type": "bidirectional",+        "description": "Port 1 bit 2. Alternate: UART2 RxD (default location), PCA external clock input (ECI), ADC channel 2."+      },+      {+        "number": "43",+        "name": "P1.3/TxD2/CCP0/ADC3",+        "type": "bidirectional",+        "description": "Port 1 bit 3. Alternate: UART2 TxD (default location), PCA/CCP0 (default location), ADC channel 3."+      },+      {+        "number": "44",+        "name": "P1.4/SS/CCP1/ADC4",+        "type": "bidirectional",+        "description": "Port 1 bit 4. Alternate: SPI slave select (SS, default), PCA/CCP1 (default location), ADC channel 4."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://datasheet.lcsc.com/datasheet/pdf/02701df9a7b1d205cdff5187053fcc09.pdf",+        "pages": 1543,+        "sha256": "7fde44da8887b7a0",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 44,+        "described": 44,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "STC Micro",+      "Package": "LQFP-44(10x10)",+      "Category": "MCU",+      "Pins": "44"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "stc12c5a60s2-35i-lqfp44"+  ],+  "discovery_pitch": "STC12C5A60S2-35I-LQFP44 (STC Micro) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +354,5 @@     "docs/stc12c5a60s2-35i-lqfp44-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file