component
SQ4410EY-T1_GE3
Public Made by Adomby adom
Vishay Intertech MOSFETs, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+6−3@@ -50,7 +50,7 @@ "number": "4", "name": "G", "type": "input",- "description": "Gate terminal of the N-Channel MOSFET. VGS(th) = 1.5-2.5 V; absolute maximum VGS = \u00b120 V. Gate resistance ~0.5-2 \u03a9 at 1 MHz; total gate charge Qg ~35 nC at VGS = 10 V."+ "description": "Gate terminal of the N-Channel MOSFET. VGS(th) = 1.5-2.5 V; absolute maximum VGS = ±20 V. Gate resistance ~0.5-2 Ω at 1 MHz; total gate charge Qg ~35 nC at VGS = 10 V." }, { "number": "5",@@ -74,7 +74,7 @@ "number": "8", "name": "D", "type": "passive",- "description": "Drain terminal of the N-Channel MOSFET. Tied internally to pins 5, 6, and 7. Primary thermal path (junction-to-foot RthJF = 30 \u00b0C/W)."+ "description": "Drain terminal of the N-Channel MOSFET. Tied internally to pins 5, 6, and 7. Primary thermal path (junction-to-foot RthJF = 30 °C/W)." } ], "provenance": {@@ -144,5 +144,8 @@ "docs/sq4410ey-t1-ge3-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }