SP706TEN-L

@@ -0,0 +1,54 @@+# SP706TEN-L++**MaxLinear** · Supervisor and Reset ICs · SOIC-8++SP706TEN-L from MaxLinear, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | MR | input | Manual Reset (active LOW). Triggers a 200ms reset pulse when pulled below 0.8V. Has internal ~70µA pull-up to VCC; can be driven by TTL/CMOS logic or a switch to ground. |+| 2 | VCC | power_in | Voltage Input. Operating range 1.0V to 5.5V (SP70xT typical 3.0-5.5V). Supply current typically 25µA at 3.3V. |+| 3 | GND | power_in | Ground reference for all signals. |+| 4 | PFI | input | Power-Fail comparator Input. When voltage on this pin is less than the 1.25V internal reference, PFO goes LOW. Connect PFI to GND or VCC when unused. |+| 5 | PFO | output | Power-Fail comparator Output (active LOW). Output is LOW until PFI is greater than 1.25V. Typical drive: ISOURCE=500µA at VCC<3.6V, ISINK=1.2mA. |+| 6 | WDI | input | Watchdog Input. If this input stays HIGH or LOW for 1.6s, the watchdog times out and WDO goes LOW. Floating WDI or tri-stating it disables the watchdog. Timer clears on any rising/falling edge or while RESET is asserted. |+| 7 | RESET | output | Active-LOW RESET output. Pulses LOW for 200ms when triggered and stays LOW whenever VCC is below the 3.08V reset threshold. Remains LOW for 200ms after VCC rises above threshold or MR goes HIGH. Watchdog timeout only triggers RESET if WDO is tied to MR. |+| 8 | WDO | output | Watchdog Output (active LOW). Pulls LOW when the internal 1.6s watchdog timer expires and remains LOW until the watchdog is cleared. Also goes LOW during low-line conditions and while VCC is below the reset threshold; no minimum pulse width. Returns HIGH with no delay once VCC recovers. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | MaxLinear |+| Package | SOIC-8 |+| Category | PMIC |+| Pins | 8 |++## Ordering variants++- `SP706TEN-LTEN-L`+- `SP706TEN-LTEN-L/TR`+- `SP706TEN-LTCN-L`+- `SP706TEN-LTCN-L/TR`+- `SP706TEN-LTEU-L`+- `SP706TEN-LTEU-L/TR`+- `SP706TEN-LTCU-L`+- `SP706TEN-LTCU-L/TR`++## CAD (KiCad official)++- Symbol: `SP706TEN-L`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [MaxLinear datasheet](docs/sp706ten-l-datasheet.pdf) (17 pp, sha256 `2bdbc0752cea3816`, retrieved 2026-08-17, tier: manufacturer)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sp706ten-l-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "sp706ten-l",+  "version": "0.1.0",+  "type": "component",+  "description": "MaxLinear Supervisor and Reset ICs, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "pmic",+    "sp706ten-l"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "sp706ten-l.kicad_sym",+    "sp706ten-l.kicad_mod",+    "sp706ten-l.glb",+    "sp706ten-l.step",+    "sp706ten-l.lbr",+    "docs/hero.png",+    "docs/sp706ten-l-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file