component
SN74LVC2G34DBVR
Public Made by Adomby adom
Texas Instruments Buffer/Driver/Transceiver, SOT-23-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+9−6@@ -32,13 +32,13 @@ "number": "1", "name": "1A", "type": "input",- "description": "Buffer 1 input. CMOS logic input, 5.5 V tolerant regardless of VCC. Threshold set by VIH/VIL versus VCC (e.g. VIH \u2265 2 V, VIL \u2264 0.8 V at VCC = 3 V)."+ "description": "Buffer 1 input. CMOS logic input, 5.5 V tolerant regardless of VCC. Threshold set by VIH/VIL versus VCC (e.g. VIH ≥ 2 V, VIL ≤ 0.8 V at VCC = 3 V)." }, { "number": "6", "name": "1Y", "type": "output",- "description": "Buffer 1 output; Y = A. Push-pull CMOS output rated \u00b124 mA at VCC = 3.3 V (up to \u00b132 mA at 4.5 V). Must not be pulled above VCC under normal operation."+ "description": "Buffer 1 output; Y = A. Push-pull CMOS output rated ±24 mA at VCC = 3.3 V (up to ±32 mA at 4.5 V). Must not be pulled above VCC under normal operation." }, { "number": "3",@@ -50,19 +50,19 @@ "number": "4", "name": "2Y", "type": "output",- "description": "Buffer 2 output; Y = A. Push-pull CMOS output rated \u00b124 mA at VCC = 3.3 V. Balanced output drive matches 1Y."+ "description": "Buffer 2 output; Y = A. Push-pull CMOS output rated ±24 mA at VCC = 3.3 V. Balanced output drive matches 1Y." }, { "number": "2", "name": "GND", "type": "power_in",- "description": "Device ground reference. Return path for supply and output currents; total continuous current through VCC or GND must not exceed \u00b1100 mA."+ "description": "Device ground reference. Return path for supply and output currents; total continuous current through VCC or GND must not exceed ±100 mA." }, { "number": "5", "name": "VCC", "type": "power_in",- "description": "Positive supply, 1.65 V to 5.5 V operating (1.5 V minimum for data retention only). Requires a 0.1 \u00b5F bypass capacitor placed as close to the pin as possible."+ "description": "Positive supply, 1.65 V to 5.5 V operating (1.5 V minimum for data retention only). Requires a 0.1 µF bypass capacitor placed as close to the pin as possible." } ], "provenance": {@@ -126,5 +126,8 @@ "docs/sn74lvc2g34dbvr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }