← Commit history

Set visibility: public

Ray ·d484e15280 ·1mo ago ·parent aa295bf
1 file changed +9−6
page.json+9−6
@@ -38,13 +38,13 @@         "number": "2",         "name": "1B",         "type": "input",-        "description": "Gate 1 Schmitt-trigger input B. CMOS logic input paired with 1A to form NAND function Y = !(A\u00b7B). Accepts up to 5.5 V."+        "description": "Gate 1 Schmitt-trigger input B. CMOS logic input paired with 1A to form NAND function Y = !(A·B). Accepts up to 5.5 V."       },       {         "number": "3",         "name": "2Y",         "type": "output",-        "description": "Gate 2 NAND output. Push-pull CMOS output driving \u00b124 mA at VCC=3 V (\u00b132 mA at 4.5 V). Disabled (high-Z) when VCC is removed to allow live insertion."+        "description": "Gate 2 NAND output. Push-pull CMOS output driving ±24 mA at VCC=3 V (±32 mA at 4.5 V). Disabled (high-Z) when VCC is removed to allow live insertion."       },       {         "number": "4",@@ -62,19 +62,19 @@         "number": "6",         "name": "2B",         "type": "input",-        "description": "Gate 2 Schmitt-trigger input B. CMOS logic input paired with 2A to form NAND function Y = !(A\u00b7B)."+        "description": "Gate 2 Schmitt-trigger input B. CMOS logic input paired with 2A to form NAND function Y = !(A·B)."       },       {         "number": "7",         "name": "1Y",         "type": "output",-        "description": "Gate 1 NAND output. Push-pull CMOS output driving \u00b124 mA at VCC=3 V. High-Z during partial power-down."+        "description": "Gate 1 NAND output. Push-pull CMOS output driving ±24 mA at VCC=3 V. High-Z during partial power-down."       },       {         "number": "8",         "name": "VCC",         "type": "power_in",-        "description": "Positive supply, 1.65 V to 5.5 V operating (1.5 V data-retention only). Quiescent ICC 10 \u00b5A max. Decouple with a 0.1 \u00b5F ceramic capacitor to GND close to the pin."+        "description": "Positive supply, 1.65 V to 5.5 V operating (1.5 V data-retention only). Quiescent ICC 10 µA max. Decouple with a 0.1 µF ceramic capacitor to GND close to the pin."       }     ],     "provenance": {@@ -138,5 +138,8 @@     "docs/sn74lvc2g132dcur-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file