component
SN74LVC244APWR
Public Made by Adomby adom
Texas Instruments Buffer/Driver/Transceiver, TSSOP-20. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+188−8@@ -1,13 +1,198 @@ {+ "schema_version": 1,+ "type": "component", "slug": "sn74lvc244apwr",+ "title": "SN74LVC244APWR",+ "brief": "Texas Instruments Buffer/Driver/Transceiver, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Texas Instruments Buffer/Driver/Transceiver, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "logic", "sn74lvc244apwr" ],+ "component": {+ "mpn": "SN74LVC244APWR",+ "manufacturer": "Texas Instruments",+ "package": "TSSOP-20",+ "pin_count": 20,+ "category": "Logic",+ "subcategory": "Buffer/Driver/Transceiver",+ "datasheet": "https://www.ti.com/lit/ds/symlink/sn74lvc244a.pdf",+ "parts": {+ "symbol": "sn74lvc244apwr.kicad_sym",+ "footprint": "sn74lvc244apwr.kicad_mod",+ "model_3d": "sn74lvc244apwr.glb",+ "model_3d_step": "sn74lvc244apwr.step",+ "lbr": "sn74lvc244apwr.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "1OE",+ "type": "input",+ "description": "Active-low output enable for the first 4-bit buffer (1Y1-1Y4). When low, outputs are enabled; when high, outputs are in high-impedance (Hi-Z) state."+ },+ {+ "number": "2",+ "name": "1A1",+ "type": "input",+ "description": "Port 1A1 input to the first 4-bit buffer channel 1. Accepts input voltages up to 5.5V regardless of VCC."+ },+ {+ "number": "3",+ "name": "2Y4",+ "type": "tri_state",+ "description": "Port 2Y4 buffered output from the second 4-bit buffer channel 4. 3-state; enabled by 2OE low. Drives up to \u00b124mA at VCC=3V."+ },+ {+ "number": "4",+ "name": "1A2",+ "type": "input",+ "description": "Port 1A2 input to the first 4-bit buffer channel 2. Accepts input voltages up to 5.5V."+ },+ {+ "number": "5",+ "name": "2Y3",+ "type": "tri_state",+ "description": "Port 2Y3 buffered output from the second 4-bit buffer channel 3. 3-state; enabled by 2OE low."+ },+ {+ "number": "6",+ "name": "1A3",+ "type": "input",+ "description": "Port 1A3 input to the first 4-bit buffer channel 3. Accepts input voltages up to 5.5V."+ },+ {+ "number": "7",+ "name": "2Y2",+ "type": "tri_state",+ "description": "Port 2Y2 buffered output from the second 4-bit buffer channel 2. 3-state; enabled by 2OE low."+ },+ {+ "number": "8",+ "name": "1A4",+ "type": "input",+ "description": "Port 1A4 input to the first 4-bit buffer channel 4. Accepts input voltages up to 5.5V."+ },+ {+ "number": "9",+ "name": "2Y1",+ "type": "tri_state",+ "description": "Port 2Y1 buffered output from the second 4-bit buffer channel 1. 3-state; enabled by 2OE low."+ },+ {+ "number": "10",+ "name": "GND",+ "type": "power_in",+ "description": "Ground return for the device. Connect to the system 0V reference."+ },+ {+ "number": "11",+ "name": "2A1",+ "type": "input",+ "description": "Port 2A1 input to the second 4-bit buffer channel 1. Accepts input voltages up to 5.5V."+ },+ {+ "number": "12",+ "name": "1Y4",+ "type": "tri_state",+ "description": "Port 1Y4 buffered output from the first 4-bit buffer channel 4. 3-state; enabled by 1OE low."+ },+ {+ "number": "13",+ "name": "2A2",+ "type": "input",+ "description": "Port 2A2 input to the second 4-bit buffer channel 2. Accepts input voltages up to 5.5V."+ },+ {+ "number": "14",+ "name": "1Y3",+ "type": "tri_state",+ "description": "Port 1Y3 buffered output from the first 4-bit buffer channel 3. 3-state; enabled by 1OE low."+ },+ {+ "number": "15",+ "name": "2A3",+ "type": "input",+ "description": "Port 2A3 input to the second 4-bit buffer channel 3. Accepts input voltages up to 5.5V."+ },+ {+ "number": "16",+ "name": "1Y2",+ "type": "tri_state",+ "description": "Port 1Y2 buffered output from the first 4-bit buffer channel 2. 3-state; enabled by 1OE low."+ },+ {+ "number": "17",+ "name": "2A4",+ "type": "input",+ "description": "Port 2A4 input to the second 4-bit buffer channel 4. Accepts input voltages up to 5.5V."+ },+ {+ "number": "18",+ "name": "1Y1",+ "type": "tri_state",+ "description": "Port 1Y1 buffered output from the first 4-bit buffer channel 1. 3-state; enabled by 1OE low."+ },+ {+ "number": "19",+ "name": "2OE",+ "type": "input",+ "description": "Active-low output enable for the second 4-bit buffer (2Y1-2Y4). When low, outputs are enabled; when high, outputs are in high-impedance (Hi-Z) state."+ },+ {+ "number": "20",+ "name": "VCC",+ "type": "power_in",+ "description": "Supply voltage input. Operating range 1.65V to 3.6V (data retention down to 1.5V). Bypass with a 100nF ceramic capacitor close to the pin."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/sn74lvc244a.pdf",+ "pages": 50,+ "sha256": "5196fbace1069cc2",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Texas Instruments",+ "Package": "TSSOP-20",+ "Category": "Logic",+ "Pins": "20"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "sn74lvc244apwr"+ ],+ "discovery_pitch": "SN74LVC244APWR (Texas Instruments) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +210,5 @@ "docs/sn74lvc244apwr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }