← Commit history

Set visibility: public

Ray ·309b2e01c7 ·2mo ago ·parent 9ff307a
1 file changed +8−5
page.json+8−5
@@ -32,13 +32,13 @@         "number": "1",         "name": "INB",         "type": "input",-        "description": "B-input of the 2-input XOR gate. LVCMOS/TTL compatible logic input, tolerant to VIN up to 7 V independent of VCC. VIH = 0.7\u00b7VCC (VCC 2.3-5.5 V); input leakage \u00b11 \u00b5A max."+        "description": "B-input of the 2-input XOR gate. LVCMOS/TTL compatible logic input, tolerant to VIN up to 7 V independent of VCC. VIH = 0.7·VCC (VCC 2.3-5.5 V); input leakage ±1 µA max."       },       {         "number": "2",         "name": "INA",         "type": "input",-        "description": "A-input of the 2-input XOR gate. LVCMOS/TTL compatible logic input, tolerant to VIN up to 7 V independent of VCC. VIH = 0.7\u00b7VCC (VCC 2.3-5.5 V); input leakage \u00b11 \u00b5A max."+        "description": "A-input of the 2-input XOR gate. LVCMOS/TTL compatible logic input, tolerant to VIN up to 7 V independent of VCC. VIH = 0.7·VCC (VCC 2.3-5.5 V); input leakage ±1 µA max."       },       {         "number": "3",@@ -50,13 +50,13 @@         "number": "4",         "name": "Y",         "type": "output",-        "description": "XOR output (Y = A \u2295 B). Push-pull CMOS output, sinks up to 24 mA (IOL) and sources up to 24 mA (IOH) at VCC=3 V; pullup on this pin may be tied to a rail between 0 and 7 V."+        "description": "XOR output (Y = A ⊕ B). Push-pull CMOS output, sinks up to 24 mA (IOL) and sources up to 24 mA (IOH) at VCC=3 V; pullup on this pin may be tied to a rail between 0 and 7 V."       },       {         "number": "5",         "name": "VCC",         "type": "power_in",-        "description": "Positive supply input. Recommended operating range 1.65 V to 5.5 V (absolute max 7 V). Bypass with a 0.1 \u00b5F ceramic capacitor to GND close to the pin."+        "description": "Positive supply input. Recommended operating range 1.65 V to 5.5 V (absolute max 7 V). Bypass with a 0.1 µF ceramic capacitor to GND close to the pin."       }     ],     "provenance": {@@ -120,5 +120,8 @@     "docs/sn74lvc1g86dckr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file