SN74LVC1G08DCKR

@@ -0,0 +1,52 @@+# SN74LVC1G08DCKR++**Texas Instruments** · Gates · SC-70-5++SN74LVC1G08DCKR from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | A | input | Logic input A of the 2-input AND gate. CMOS-compatible input; accepts 0 V to 5.5 V regardless of VCC (supports down-translation). VIH ≥ 0.65×VCC at VCC=1.65-1.95 V; VIH ≥ 2 V at VCC=3-3.6 V. |+| 2 | B | input | Logic input B of the 2-input AND gate. Same electrical characteristics as A: accepts 0-5.5 V independent of VCC. |+| 3 | GND | power_in | Ground reference (0 V) for the device. |+| 4 | Y | output | AND-gate output, Y = A·B. Push-pull CMOS output; delivers ±24 mA at VCC=3 V (±32 mA at 4.5 V). Output swings rail-to-rail between GND and VCC. |+| 5 | VCC | power_in | Positive supply pin. Recommended operating range 1.65 V to 5.5 V (data retention 1.5 V min). Absolute max 6.5 V. Bypass with a 0.1 µF capacitor close to the pin. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SC-70-5 |+| Category | Logic |+| Pins | 5 |++## Ordering variants++- `SN74LVC1G08DCKRDCKR`+- `SN74LVC1G08DCKRDCKT`+- `SN74LVC1G08DCKRDBVR`+- `SN74LVC1G08DCKRDBVT`+- `SN74LVC1G08DCKRDRLR`+- `SN74LVC1G08DCKRDRYR`+- `SN74LVC1G08DCKRDSFR`+- `SN74LVC1G08DCKRDPWR`+- `SN74LVC1G08DCKRYZPR`++## CAD (KiCad official)++- Symbol: `SN74LVC1G08DCKR`+- Footprint: `Package_TO_SOT_SMD:SOT-353_SC-70-5`+- 3D model: SC-70-5 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/sn74lvc1g08.pdf) (50 pp, sha256 `de1b842781b3078f`, retrieved 2026-08-17, tier: manufacturer)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn74lvc1g08dckr-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "sn74lvc1g08dckr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Gates, SC-70-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "sn74lvc1g08dckr"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "sn74lvc1g08dckr.kicad_sym",+    "sn74lvc1g08dckr.kicad_mod",+    "sn74lvc1g08dckr.glb",+    "sn74lvc1g08dckr.step",+    "sn74lvc1g08dckr.lbr",+    "docs/hero.png",+    "docs/sn74lvc1g08dckr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file