SN74LVC1G08DBVR

@@ -0,0 +1,54 @@+# SN74LVC1G08DBVR++**UMW** · Gates · SOT-23-5++SN74LVC1G08DBVR from UMW, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | A | input | Logic input A to the 2-input AND gate. CMOS input, VIH ≥ 0.7·VCC (VCC = 3-5.5 V), input leakage ±5 µA max, VI range 0-5.5 V. |+| 2 | B | input | Logic input B to the 2-input AND gate. CMOS input with the same VIH/VIL thresholds and ±5 µA leakage as input A. |+| 3 | GND | power_in | Ground reference for the device. Continuous current through VCC or GND is limited to ±100 mA. |+| 4 | Y | output | AND-gate logic output (Y = A·B). Push-pull CMOS output rated ±32 mA at VCC = 4.5 V (VOH ≥ 3.8 V, VOL ≤ 0.55 V); propagation delay tPHL/tPLH ≈ 10 ns typ. with CL = 15 pF. |+| 5 | VCC | power_in | Positive supply voltage. Operating range 1.65 V to 5.5 V (abs. max 6.5 V); quiescent ICC ≤ 10 µA. Bypass with a 0.1 µF capacitor to GND close to the pin. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | UMW |+| Package | SOT-23-5 |+| Category | Logic |+| Pins | 5 |++## Ordering variants++- `SN74LVC1G08DBVRDBVR`+- `SN74LVC1G08DBVRDBV`+- `SN74LVC1G08DBVRDCKR`+- `SN74LVC1G08DBVRDCK`+- `SN74LVC1G08DBVRDRLR`+- `SN74LVC1G08DBVRDRL`+- `SN74LVC1G08DBVRDSFR`+- `SN74LVC1G08DBVRDRYR`+- `SN74LVC1G08DBVRYZPR`+- `SN74LVC1G08DBVRYZP`+- `SN74LVC1G08DBVRDPWR`++## CAD (KiCad official)++- Symbol: `SN74LVC1G08DBVR`+- Footprint: `Package_TO_SOT_SMD:SOT-23-5`+- 3D model: SOT-23-5 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [UMW datasheet](docs/sn74lvc1g08dbvr-datasheet.pdf) (15 pp, sha256 `d96a313b6463337a`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn74lvc1g08dbvr-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "sn74lvc1g08dbvr",+  "version": "0.1.0",+  "type": "component",+  "description": "UMW Gates, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "sn74lvc1g08dbvr"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "sn74lvc1g08dbvr.kicad_sym",+    "sn74lvc1g08dbvr.kicad_mod",+    "sn74lvc1g08dbvr.glb",+    "sn74lvc1g08dbvr.step",+    "sn74lvc1g08dbvr.lbr",+    "docs/hero.png",+    "docs/sn74lvc1g08dbvr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file