component
SN74LV165AMPWREP
Public Made by Adomby adom
Texas Instruments Shift Registers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+52@@ -0,0 +1,52 @@+# SN74LV165AMPWREP++**Texas Instruments** · Shift Registers · TSSOP-16++SN74LV165AMPWREP from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | SH/LD | input | Shift/load control: a low level enables the parallel data inputs A through H, and a high level inhibits parallel loading. |+| 2 | CLK | input | Clock input: clocking occurs on a low-to-high transition while SH/LD is high and CLK INH is low. |+| 3 | E | input | Parallel data input E, loaded into the register while SH/LD is low. |+| 4 | F | input | Parallel data input F, loaded into the register while SH/LD is low. |+| 5 | G | input | Parallel data input G, loaded into the register while SH/LD is low. |+| 6 | H | input | Parallel data input H, loaded into the register while SH/LD is low. |+| 7 | ~{QH} | output | Complemented serial output of the register (QH-bar); unused inputs elsewhere must be tied to VCC or GND per the recommended operating conditions. |+| 8 | GND | power_in | Ground reference for the device. |+| 9 | QH | output | Serial output QH; data shifts toward this pin when the device is clocked. |+| 10 | SER | input | Serial data input, shifted into the register on each valid clock transition. |+| 11 | A | input | Parallel data input A, loaded into the register while SH/LD is low. |+| 12 | B | input | Parallel data input B, loaded into the register while SH/LD is low. |+| 13 | C | input | Parallel data input C, loaded into the register while SH/LD is low. |+| 14 | D | input | Parallel data input D, loaded into the register while SH/LD is low. |+| 15 | CLK INH | input | Clock inhibit input: functionally interchangeable with CLK, and should change to high only while CLK is high. |+| 16 | VCC | power_in | Supply voltage, 2 V to 5.5 V per the recommended operating conditions. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | TSSOP-16 |+| Category | Logic |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `SN74LV165AMPWREP`+- Footprint: `Package_SO:TSSOP-16_4.4x5mm_P0.65mm`+- 3D model: TSSOP-16 (KiCad packages3D, STEP)+- 3D model files: `sn74lv165ampwrep-etched.step` / `sn74lv165ampwrep-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn74lv165ampwrep.step` / `sn74lv165ampwrep.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/sn74lv165a-ep) (13 pp, sha256 `011ad638fdf3f2b5`, retrieved 2026-10-08, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn74lv165ampwrep-datasheet.pdf)
page.jsonadded+249@@ -0,0 +1,249 @@+{+ "slug": "sn74lv165ampwrep",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Shift Registers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "logic",+ "sn74lv165ampwrep",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "sn74lv165ampwrep.kicad_sym",+ "sn74lv165ampwrep.kicad_mod",+ "sn74lv165ampwrep.glb",+ "sn74lv165ampwrep.step",+ "sn74lv165ampwrep.lbr",+ "docs/hero.png",+ "docs/sn74lv165ampwrep-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "sn74lv165ampwrep-hero.glb",+ "sn74lv165ampwrep-hero.overlay.json"+ ],+ "component": {+ "mpn": "SN74LV165AMPWREP",+ "manufacturer": "Texas Instruments",+ "package": "TSSOP-16",+ "pin_count": 16,+ "category": "Logic",+ "subcategory": "Shift Registers",+ "datasheet": "https://www.ti.com/cn/lit/gpn/sn74lv165a-ep",+ "parts": {+ "symbol": "sn74lv165ampwrep.kicad_sym",+ "footprint": "sn74lv165ampwrep.kicad_mod",+ "model_3d": "sn74lv165ampwrep-hero.glb",+ "model_3d_plain": "sn74lv165ampwrep.glb",+ "model_3d_step": "sn74lv165ampwrep-etched.step",+ "model_3d_step_plain": "sn74lv165ampwrep.step",+ "lbr": "sn74lv165ampwrep.lbr"+ },+ "distributor_links": {+ "lcsc": "C2869091",+ "digikey": "296-SN74LV165AMPWREPTR-ND",+ "mouser": "595-SN74LV165AMPWREP"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T16:51:33Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-SN74LV165AMPWREPTR-ND",+ "status": "found",+ "lifecycle": "Obsolete"+ },+ "mouser": {+ "pn": "595-SN74LV165AMPWREP",+ "status": "found",+ "lifecycle": "Obsolete"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "SH/LD",+ "type": "input",+ "description": "Shift/load control: a low level enables the parallel data inputs A through H, and a high level inhibits parallel loading."+ },+ {+ "number": "2",+ "name": "CLK",+ "type": "input",+ "description": "Clock input: clocking occurs on a low-to-high transition while SH/LD is high and CLK INH is low."+ },+ {+ "number": "3",+ "name": "E",+ "type": "input",+ "description": "Parallel data input E, loaded into the register while SH/LD is low."+ },+ {+ "number": "4",+ "name": "F",+ "type": "input",+ "description": "Parallel data input F, loaded into the register while SH/LD is low."+ },+ {+ "number": "5",+ "name": "G",+ "type": "input",+ "description": "Parallel data input G, loaded into the register while SH/LD is low."+ },+ {+ "number": "6",+ "name": "H",+ "type": "input",+ "description": "Parallel data input H, loaded into the register while SH/LD is low."+ },+ {+ "number": "7",+ "name": "~{QH}",+ "type": "output",+ "description": "Complemented serial output of the register (QH-bar); unused inputs elsewhere must be tied to VCC or GND per the recommended operating conditions."+ },+ {+ "number": "8",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference for the device."+ },+ {+ "number": "9",+ "name": "QH",+ "type": "output",+ "description": "Serial output QH; data shifts toward this pin when the device is clocked."+ },+ {+ "number": "10",+ "name": "SER",+ "type": "input",+ "description": "Serial data input, shifted into the register on each valid clock transition."+ },+ {+ "number": "11",+ "name": "A",+ "type": "input",+ "description": "Parallel data input A, loaded into the register while SH/LD is low."+ },+ {+ "number": "12",+ "name": "B",+ "type": "input",+ "description": "Parallel data input B, loaded into the register while SH/LD is low."+ },+ {+ "number": "13",+ "name": "C",+ "type": "input",+ "description": "Parallel data input C, loaded into the register while SH/LD is low."+ },+ {+ "number": "14",+ "name": "D",+ "type": "input",+ "description": "Parallel data input D, loaded into the register while SH/LD is low."+ },+ {+ "number": "15",+ "name": "CLK INH",+ "type": "input",+ "description": "Clock inhibit input: functionally interchangeable with CLK, and should change to high only while CLK is high."+ },+ {+ "number": "16",+ "name": "VCC",+ "type": "power_in",+ "description": "Supply voltage, 2 V to 5.5 V per the recommended operating conditions."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The PDF text extraction dropped the overbar on QH. Pin 7 is assigned as the complemented output (~{Q; Pin numbers were reconstructed from the jumbled top-view text on page 1 (left column 1-8, right colu"+ ],+ "pages_sent": 13,+ "cost_usd": 0.0688,+ "at": "2026-10-08T16:51:15"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/sn74lv165a-ep",+ "pages": 13,+ "sha256": "011ad638fdf3f2b5",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 16,+ "described": 16,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "sn74lv165ampwrep.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 5,+ 1.1+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "sn74lv165ampwrep-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 5,+ 1.1+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "6020288d012d40900e436e93485f6c9edcae9b8c630cdd60faa7f46279fc35b1",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}