← Commit history

Initial commit: component/sn74ahc08pwr

Ray ·09542403c4 ·2d ago
2 files changed +285
README.mdadded+50
@@ -0,0 +1,50 @@+# SN74AHC08PWR++**Texas Instruments** · Logic Gates · TSSOP-14++SN74AHC08PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | 1A | input | Data input A of gate 1; the output is Y = A • B in positive logic. |+| 2 | 1B | input | Data input B of gate 1; the output is Y = A • B in positive logic. |+| 3 | 1Y | output | Output of gate 1, equal to A AND B. |+| 4 | 2A | input | Data input A of gate 2; the output is Y = A • B in positive logic. |+| 5 | 2B | input | Data input B of gate 2; the output is Y = A • B in positive logic. |+| 6 | 2Y | output | Output of gate 2, equal to A AND B. |+| 7 | GND | power_in | Ground pin for the device. |+| 8 | 3Y | output | Output of gate 3, equal to A AND B. |+| 9 | 3A | input | Data input A of gate 3; the output is Y = A • B in positive logic. |+| 10 | 3B | input | Data input B of gate 3; the output is Y = A • B in positive logic. |+| 11 | 4Y | output | Output of gate 4, equal to A AND B. |+| 12 | 4A | input | Data input A of gate 4; the output is Y = A • B in positive logic. |+| 13 | 4B | input | Data input B of gate 4; the output is Y = A • B in positive logic. |+| 14 | VCC | power_in | Supply pin; the recommended supply range is 2 V to 5.5 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | TSSOP-14 |+| Category | Logic |+| Pins | 14 |++## CAD (KiCad official)++- Symbol: `SN74AHC08PWR`+- Footprint: `Package_SO:TSSOP-14_4.4x5mm_P0.65mm`+- 3D model: TSSOP-14 (KiCad packages3D, STEP)+- 3D model files: `sn74ahc08pwr-etched.step` / `sn74ahc08pwr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn74ahc08pwr.step` / `sn74ahc08pwr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/sn74ahc08.pdf) (42 pp, sha256 `2eec1ed5fe96a310`, retrieved 2026-10-08, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn74ahc08pwr-datasheet.pdf)
page.jsonadded+235
@@ -0,0 +1,235 @@+{+  "slug": "sn74ahc08pwr",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "sn74ahc08pwr",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "sn74ahc08pwr.kicad_sym",+    "sn74ahc08pwr.kicad_mod",+    "sn74ahc08pwr.glb",+    "sn74ahc08pwr.step",+    "sn74ahc08pwr.lbr",+    "docs/hero.png",+    "docs/sn74ahc08pwr-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "sn74ahc08pwr-hero.glb",+    "sn74ahc08pwr-hero.overlay.json"+  ],+  "component": {+    "mpn": "SN74AHC08PWR",+    "manufacturer": "Texas Instruments",+    "package": "TSSOP-14",+    "pin_count": 14,+    "category": "Logic",+    "subcategory": "Logic Gates",+    "datasheet": "https://www.ti.com/lit/ds/symlink/sn74ahc08.pdf",+    "parts": {+      "symbol": "sn74ahc08pwr.kicad_sym",+      "footprint": "sn74ahc08pwr.kicad_mod",+      "model_3d": "sn74ahc08pwr-hero.glb",+      "model_3d_plain": "sn74ahc08pwr.glb",+      "model_3d_step": "sn74ahc08pwr-etched.step",+      "model_3d_step_plain": "sn74ahc08pwr.step",+      "lbr": "sn74ahc08pwr.lbr"+    },+    "distributor_links": {+      "lcsc": "C132982",+      "digikey": "296-1082-2-ND",+      "mouser": "595-SN74AHC08PWR"+    },+    "distributor_check": {+      "checked_at": "2026-10-08T02:20:28Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-1082-2-ND",+        "status": "found"+      },+      "mouser": {+        "pn": "595-SN74AHC08PWR",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "1A",+        "type": "input",+        "description": "Data input A of gate 1; the output is Y = A • B in positive logic."+      },+      {+        "number": "2",+        "name": "1B",+        "type": "input",+        "description": "Data input B of gate 1; the output is Y = A • B in positive logic."+      },+      {+        "number": "3",+        "name": "1Y",+        "type": "output",+        "description": "Output of gate 1, equal to A AND B."+      },+      {+        "number": "4",+        "name": "2A",+        "type": "input",+        "description": "Data input A of gate 2; the output is Y = A • B in positive logic."+      },+      {+        "number": "5",+        "name": "2B",+        "type": "input",+        "description": "Data input B of gate 2; the output is Y = A • B in positive logic."+      },+      {+        "number": "6",+        "name": "2Y",+        "type": "output",+        "description": "Output of gate 2, equal to A AND B."+      },+      {+        "number": "7",+        "name": "GND",+        "type": "power_in",+        "description": "Ground pin for the device."+      },+      {+        "number": "8",+        "name": "3Y",+        "type": "output",+        "description": "Output of gate 3, equal to A AND B."+      },+      {+        "number": "9",+        "name": "3A",+        "type": "input",+        "description": "Data input A of gate 3; the output is Y = A • B in positive logic."+      },+      {+        "number": "10",+        "name": "3B",+        "type": "input",+        "description": "Data input B of gate 3; the output is Y = A • B in positive logic."+      },+      {+        "number": "11",+        "name": "4Y",+        "type": "output",+        "description": "Output of gate 4, equal to A AND B."+      },+      {+        "number": "12",+        "name": "4A",+        "type": "input",+        "description": "Data input A of gate 4; the output is Y = A • B in positive logic."+      },+      {+        "number": "13",+        "name": "4B",+        "type": "input",+        "description": "Data input B of gate 4; the output is Y = A • B in positive logic."+      },+      {+        "number": "14",+        "name": "VCC",+        "type": "power_in",+        "description": "Supply pin; the recommended supply range is 2 V to 5.5 V."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-haiku-5-5",+        "primary_mode": "text",+        "consensus_model": "claude-sonnet-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "extractor flagged: The TSSOP pin-number mapping comes from the Table 4-1 column for SOIC, SSOP, TVSOP, PDIP, SO, TSSOP.; The datasheet gives only the function names 'Input', 'Output', 'Ground Pin' and 'Power Pin' for thes"+        ],+        "pages_sent": 10,+        "cost_usd": 0.0511,+        "at": "2026-10-08T02:20:09"+      },+      "datasheet": {+        "url": "https://www.ti.com/lit/ds/symlink/sn74ahc08.pdf",+        "pages": 42,+        "sha256": "2eec1ed5fe96a310",+        "source_tier": "mfr"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 14,+        "described": 14,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    },+    "models_3d": [+      {+        "file": "sn74ahc08pwr.step",+        "role": "plain",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5,+          1+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      },+      {+        "file": "sn74ahc08pwr-etched.step",+        "role": "eda",+        "up": "Z",+        "units": "mm",+        "origin": "footprint origin = pad-pattern centre",+        "seat": "z = 0",+        "extents_mm": [+          6.4,+          5,+          1+        ],+        "zmin_mm": 0,+        "centre_offset_mm": 0,+        "footprint_binding": "identity",+        "sha256": "a441ac1248964a17f0bf36dbf91840b5d8e8367fdcebc263957c9e727cc6906b",+        "checked": "2026-10-08",+        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+      }+    ]+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file