component
SN74ABT540NSR
Public Made by Adomby adom
Texas Instruments Inverters, SOIC-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+56@@ -0,0 +1,56 @@+# SN74ABT540NSR++**Texas Instruments** · Inverters · SOIC-20-208mil++SN74ABT540NSR from Texas Instruments, in a SOIC-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | OE1 | input | Output Enable 1 input, active-low; all outputs are high-impedance when high. |+| 2 | A1 | input | Data input 1; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 3 | A2 | input | Data input 2; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 4 | A3 | input | Data input 3; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 5 | A4 | input | Data input 4; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 6 | A5 | input | Data input 5; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 7 | A6 | input | Data input 6; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 8 | A7 | input | Data input 7; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 9 | A8 | input | Data input 8; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V. |+| 10 | GND | power_in | Ground, power supply return (0V reference). |+| 11 | Y8 | tri_state | Data output 8, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 12 | Y7 | tri_state | Data output 7, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 13 | Y6 | tri_state | Data output 6, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 14 | Y5 | tri_state | Data output 5, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 15 | Y4 | tri_state | Data output 4, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 16 | Y3 | tri_state | Data output 3, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 17 | Y2 | tri_state | Data output 2, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 18 | Y1 | tri_state | Data output 1, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V. |+| 19 | OE2 | input | Output Enable 2 input, active-low; all outputs are high-impedance when high. |+| 20 | VCC | power_in | Positive power supply voltage; recommended operating range 4.5V to 5.5V for SN74ABT540. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-20-208mil |+| Category | Logic |+| Pins | 20 |++## CAD (KiCad official)++- Symbol: `SN74ABT540NSR`+- Footprint: `Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm`+- 3D model: SOIC-20-208mil (KiCad packages3D, STEP)+- 3D model files: `sn74abt540nsr-etched.step` / `sn74abt540nsr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn74abt540nsr.step` / `sn74abt540nsr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/sn74abt540) (18 pp, sha256 `13be7ff9fbec7951`, retrieved 2026-10-07, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn74abt540nsr-datasheet.pdf)
page.jsonadded+272@@ -0,0 +1,272 @@+{+ "slug": "sn74abt540nsr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Inverters, SOIC-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "logic",+ "sn74abt540nsr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "sn74abt540nsr.kicad_sym",+ "sn74abt540nsr.kicad_mod",+ "sn74abt540nsr.glb",+ "sn74abt540nsr.step",+ "sn74abt540nsr.lbr",+ "docs/hero.png",+ "docs/sn74abt540nsr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "sn74abt540nsr-hero.glb",+ "sn74abt540nsr-hero.overlay.json"+ ],+ "component": {+ "mpn": "SN74ABT540NSR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-20-208mil",+ "pin_count": 20,+ "category": "Logic",+ "subcategory": "Inverters",+ "datasheet": "https://www.ti.com/cn/lit/gpn/sn74abt540",+ "parts": {+ "symbol": "sn74abt540nsr.kicad_sym",+ "footprint": "sn74abt540nsr.kicad_mod",+ "model_3d": "sn74abt540nsr-hero.glb",+ "model_3d_plain": "sn74abt540nsr.glb",+ "model_3d_step": "sn74abt540nsr-etched.step",+ "model_3d_step_plain": "sn74abt540nsr.step",+ "lbr": "sn74abt540nsr.lbr"+ },+ "distributor_links": {+ "lcsc": "C2869810",+ "digikey": "296-29907-2-ND",+ "mouser": "595-SN74ABT540NSR"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T01:30:07Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-29907-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-SN74ABT540NSR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "OE1",+ "type": "input",+ "description": "Output Enable 1 input, active-low; all outputs are high-impedance when high."+ },+ {+ "number": "2",+ "name": "A1",+ "type": "input",+ "description": "Data input 1; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "3",+ "name": "A2",+ "type": "input",+ "description": "Data input 2; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "4",+ "name": "A3",+ "type": "input",+ "description": "Data input 3; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "5",+ "name": "A4",+ "type": "input",+ "description": "Data input 4; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "6",+ "name": "A5",+ "type": "input",+ "description": "Data input 5; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "7",+ "name": "A6",+ "type": "input",+ "description": "Data input 6; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "8",+ "name": "A7",+ "type": "input",+ "description": "Data input 7; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "9",+ "name": "A8",+ "type": "input",+ "description": "Data input 8; accepts logic levels from 0V to VCC with VIH ≥2V and VIL ≤0.8V."+ },+ {+ "number": "10",+ "name": "GND",+ "type": "power_in",+ "description": "Ground, power supply return (0V reference)."+ },+ {+ "number": "11",+ "name": "Y8",+ "type": "tri_state",+ "description": "Data output 8, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "12",+ "name": "Y7",+ "type": "tri_state",+ "description": "Data output 7, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "13",+ "name": "Y6",+ "type": "tri_state",+ "description": "Data output 6, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "14",+ "name": "Y5",+ "type": "tri_state",+ "description": "Data output 5, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "15",+ "name": "Y4",+ "type": "tri_state",+ "description": "Data output 4, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "16",+ "name": "Y3",+ "type": "tri_state",+ "description": "Data output 3, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "17",+ "name": "Y2",+ "type": "tri_state",+ "description": "Data output 2, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "18",+ "name": "Y1",+ "type": "tri_state",+ "description": "Data output 1, 3-state output; high-impedance when OE1 or OE2 high; sources 32mA or sinks 64mA at VCC=5V."+ },+ {+ "number": "19",+ "name": "OE2",+ "type": "input",+ "description": "Output Enable 2 input, active-low; all outputs are high-impedance when high."+ },+ {+ "number": "20",+ "name": "VCC",+ "type": "power_in",+ "description": "Positive power supply voltage; recommended operating range 4.5V to 5.5V for SN74ABT540."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: User hint indicated SOIC-20-208mil but datasheet lists MPN SN74ABT540NSR as SOP (NS) package per pag; No separate package outline diagram for SOP (NS) variant is provided in the datasheet; pinout derive"+ ],+ "pages_sent": 18,+ "cost_usd": 0.2282,+ "at": "2026-10-07T01:29:51"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/sn74abt540",+ "pages": 18,+ "sha256": "13be7ff9fbec7951",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "sn74abt540nsr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 10.3,+ 12.8,+ 2.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "59a10b341e6972b31d81802a048060326da627d8b92dcf4263064f4f62ec808e",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "sn74abt540nsr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 10.3,+ 12.8,+ 2.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "044a7c5170bdd3b30acc76701466bed50c1c48af9cea4a3999a488922d92a2bf",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}