component
SN65ELT20DR
Public Made by Adomby adom
Texas Instruments Translators, Level Shifters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+44@@ -0,0 +1,44 @@+# SN65ELT20DR++**Texas Instruments** · Translators, Level Shifters · SOIC-8++SN65ELT20DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | NC | unconnected | Labeled NC (no connect) in the D-8 top-view pinout assignment; the datasheet gives no function for this pin. |+| 2 | Q | output | One of the complementary PECL outputs; the characterization test condition terminates each output through 50 Ω to VCC − 2 V. |+| 3 | Q̄ | output | The complementary PECL output (printed as Q with an overbar in the pinout); the characterization test condition terminates each output through 50 Ω to VCC − 2 V. |+| 4 | NC | unconnected | Labeled NC (no connect) in the D-8 top-view pinout assignment; the datasheet gives no function for this pin. |+| 5 | GND | power_in | Ground reference; the device operates with GND = 0 V. |+| 6 | NC | unconnected | Labeled NC (no connect) in the D-8 top-view pinout assignment; the datasheet gives no function for this pin. |+| 7 | D | input | TTL input; VIH minimum is 2 V and VIL maximum is 0.8 V, with input voltage not to exceed VCC and an absolute maximum of 6 V. |+| 8 | VCC | power_in | Positive supply; recommended operating range is 4.2 V to 5.7 V with GND = 0 V, and the absolute maximum PECL-mode supply is 6 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-8 |+| Category | Logic |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `SN65ELT20DR`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8 (KiCad packages3D, STEP)+- 3D model files: `sn65elt20dr-etched.step` / `sn65elt20dr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `sn65elt20dr.step` / `sn65elt20dr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/sn65elt20.pdf) (17 pp, sha256 `4e46d50cb11a1542`, retrieved 2026-10-07, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sn65elt20dr-datasheet.pdf)
page.jsonadded+199@@ -0,0 +1,199 @@+{+ "slug": "sn65elt20dr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Translators, Level Shifters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "logic",+ "sn65elt20dr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "sn65elt20dr.kicad_sym",+ "sn65elt20dr.kicad_mod",+ "sn65elt20dr.glb",+ "sn65elt20dr.step",+ "sn65elt20dr.lbr",+ "docs/hero.png",+ "docs/sn65elt20dr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "sn65elt20dr-hero.glb",+ "sn65elt20dr-hero.overlay.json"+ ],+ "component": {+ "mpn": "SN65ELT20DR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-8",+ "pin_count": 8,+ "category": "Logic",+ "subcategory": "Translators, Level Shifters",+ "datasheet": "https://www.ti.com/lit/ds/symlink/sn65elt20.pdf",+ "parts": {+ "symbol": "sn65elt20dr.kicad_sym",+ "footprint": "sn65elt20dr.kicad_mod",+ "model_3d": "sn65elt20dr-hero.glb",+ "model_3d_plain": "sn65elt20dr.glb",+ "model_3d_step": "sn65elt20dr-etched.step",+ "model_3d_step_plain": "sn65elt20dr.step",+ "lbr": "sn65elt20dr.lbr"+ },+ "distributor_links": {+ "lcsc": "C4364052",+ "digikey": "296-SN65ELT20DRTR-ND",+ "mouser": "595-SN65ELT20DR"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T22:59:57Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-SN65ELT20DRTR-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "595-SN65ELT20DR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "NC",+ "type": "unconnected",+ "description": "Labeled NC (no connect) in the D-8 top-view pinout assignment; the datasheet gives no function for this pin."+ },+ {+ "number": "2",+ "name": "Q",+ "type": "output",+ "description": "One of the complementary PECL outputs; the characterization test condition terminates each output through 50 Ω to VCC − 2 V."+ },+ {+ "number": "3",+ "name": "Q̄",+ "type": "output",+ "description": "The complementary PECL output (printed as Q with an overbar in the pinout); the characterization test condition terminates each output through 50 Ω to VCC − 2 V."+ },+ {+ "number": "4",+ "name": "NC",+ "type": "unconnected",+ "description": "Labeled NC (no connect) in the D-8 top-view pinout assignment; the datasheet gives no function for this pin."+ },+ {+ "number": "5",+ "name": "GND",+ "type": "power_in",+ "description": "Ground reference; the device operates with GND = 0 V."+ },+ {+ "number": "6",+ "name": "NC",+ "type": "unconnected",+ "description": "Labeled NC (no connect) in the D-8 top-view pinout assignment; the datasheet gives no function for this pin."+ },+ {+ "number": "7",+ "name": "D",+ "type": "input",+ "description": "TTL input; VIH minimum is 2 V and VIL maximum is 0.8 V, with input voltage not to exceed VCC and an absolute maximum of 6 V."+ },+ {+ "number": "8",+ "name": "VCC",+ "type": "power_in",+ "description": "Positive supply; recommended operating range is 4.2 V to 5.7 V with GND = 0 V, and the absolute maximum PECL-mode supply is 6 V."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Pin numbers were inferred from the text extraction of the D-8 top-view drawing, which lists the left; The overbar on the complementary output was lost in extraction, so pin 3 is named Q̄ from the Q/Q la; Pins 1, 4 and 6 are marked NC and the datasheet gives no further detail. They are listed as unconnec"+ ],+ "pages_sent": 17,+ "cost_usd": 0.1412,+ "at": "2026-10-07T22:59:42"+ },+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/sn65elt20.pdf",+ "pages": 17,+ "sha256": "4e46d50cb11a1542",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "sn65elt20dr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 4.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "sn65elt20dr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 4.9,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "f8b00b7612b14c9fde5f8e224f1c3cb651f040f00dbfcdaa53433fdff9d906a7",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}