component
SGM6232YPS8G
Public Made by Adomby adom
SGMICRO DC-DC Converters, SOIC-8-EP. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+48@@ -0,0 +1,48 @@+# SGM6232YPS8G++**SGMICRO** · DC-DC Converters · SOIC-8-EP++SGM6232YPS8G from SGMICRO, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | BS | passive | High-side gate drive boost input. Supplies the driver for the internal high-side N-channel MOSFET. Connect a 10nF or greater capacitor from SW to BS to power the high-side switch. A 10Ω resistor between SW and the BS cap is strongly recommended to reduce SW spike voltage. |+| 2 | IN | power_in | Power input. Supplies the IC and the step-down converter high-side switch. Drive with a 4.5V to 38V source. Bypass to GND with a sufficiently large ceramic capacitor (22µF typical) to eliminate noise on the input. |+| 3 | SW | power_out | Power switching output. Switching node that supplies power to the output through the external LC filter. A capacitor is required from SW to BS to power the high-side switch. |+| 4 | GND | power_in | Ground. Connect the exposed pad on the backside to pin 4. |+| 5 | FB | input | Feedback input. Regulated to 0.8V (typ). Connect to the tap of the resistor divider between output and ground to set the output voltage using VOUT = 0.8 × (R1+R2)/R2. |+| 6 | COMP | output | Compensation node for the regulation control loop. Connect a series RC network from COMP to GND to compensate the transconductance error amplifier; an additional capacitor from COMP to GND may be required. |+| 7 | EN | input | Enable input. Digital input that turns the regulator on/off (VIH ≥ 1.2V, VIL ≤ 0.4V). Drive high to enable, low to disable; output is discharged when the IC is off. Leave unconnected for automatic startup (internal 0.8-2µA pull-up). |+| 8 | SS | input | Soft-start control input. Connect a capacitor from SS to GND to set the soft-start period (tSS = 100kΩ × CSS; 0.1µF → 10ms). Leave unconnected to disable the external soft-start feature. |+| EP | GND | power_in | Power ground exposed pad on the backside of the SOIC-8 package. Must be connected to the GND plane for proper electrical grounding and thermal performance (θJA = 50°C/W). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | SGMICRO |+| Package | SOIC-8-EP |+| Category | PMIC |+| Pins | 9 |++## Ordering variants++- `SGM6232YPS8GYPS8G/TR`++## CAD (KiCad official)++- Symbol: `SGM6232YPS8G`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8-EP (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [SGMICRO datasheet](docs/sgm6232yps8g-datasheet.pdf) (14 pp, sha256 `cce68c58d20a7698`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/sgm6232yps8g-datasheet.pdf)
page.jsonadded+34@@ -0,0 +1,34 @@+{+ "slug": "sgm6232yps8g",+ "version": "0.1.0",+ "type": "component",+ "description": "SGMICRO DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "pmic",+ "sgm6232yps8g"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "sgm6232yps8g.kicad_sym",+ "sgm6232yps8g.kicad_mod",+ "sgm6232yps8g.glb",+ "sgm6232yps8g.step",+ "sgm6232yps8g.lbr",+ "docs/hero.png",+ "docs/sgm6232yps8g-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "visibility": "public",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}