← Commit history

sct2650ster: factory component page (tier=lcsc)

Ray ·71d720d8a0 · ·parent 36096cc
1 file changed +122−8
page.json+122−8
@@ -1,13 +1,132 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "sct2650ster",+  "title": "SCT2650STER",+  "brief": "SCT DC-DC Converters, ESOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "SCT DC-DC Converters, ESOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "pmic",     "sct2650ster"   ],+  "component": {+    "mpn": "SCT2650STER",+    "manufacturer": "SCT",+    "package": "ESOP-8",+    "pin_count": 9,+    "category": "PMIC",+    "subcategory": "DC-DC Converters",+    "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2202132000_SCT-SCT2650STER_C2840771.pdf",+    "parts": {+      "symbol": "sct2650ster.kicad_sym",+      "footprint": "sct2650ster.kicad_mod",+      "model_3d": "sct2650ster.glb",+      "model_3d_step": "sct2650ster.step",+      "lbr": "sct2650ster.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "BOOT",+        "type": "passive",+        "description": "Power supply bias for high-side power MOSFET gate driver. Connect a 0.1uF bootstrap capacitor from BOOT to SW. The bootstrap capacitor is charged when SW is low. Absolute max 71V; BOOT-SW UVLO ~2.52V."+      },+      {+        "number": "2",+        "name": "VIN",+        "type": "power_in",+        "description": "Input supply voltage, 4.5V to 60V operating range (absolute max 65V). Connect a local bypass capacitor from VIN to GND; path from VIN to the high-frequency bypass cap and GND must be as short as possible."+      },+      {+        "number": "3",+        "name": "EN",+        "type": "input",+        "description": "Enable pin with internal pull-up current source (~1\u00b5A at 1V, ~4\u00b5A at 1.5V). Pull below 1.05V to disable; float or tie to VIN to enable. A resistor divider from VIN to GND at EN sets the input UVLO threshold. Enable high threshold ~1.2V."+      },+      {+        "number": "4",+        "name": "RT/CLK",+        "type": "bidirectional",+        "description": "Sets internal oscillator frequency (100kHz-1.2MHz) via a resistor to GND, or accepts an external clock for PLL synchronization. If external clocking edges stop, operation automatically reverts to the resistor-programmed frequency. RRT=200k\u03a9 \u2192 ~500kHz."+      },+      {+        "number": "5",+        "name": "FB",+        "type": "input",+        "description": "Inverting input of the trans-conductance error amplifier. External resistor divider from VOUT to GND sets the output voltage; FB is regulated to the internal 0.8V (\u00b11%) reference. Absolute max 6V."+      },+      {+        "number": "6",+        "name": "COMP",+        "type": "output",+        "description": "Error amplifier output. Connect the external frequency loop compensation network (R-C to GND) here. Trans-conductance ~300\u00b5S; source/sink ~30\u00b5A; clamps ~0.47V (low) and ~2.25V (high). Absolute max 6V."+      },+      {+        "number": "7",+        "name": "GND",+        "type": "power_in",+        "description": "Device ground return. Tie to the ground plane; the thermal pad must also be connected to this ground for proper operation and thermal performance."+      },+      {+        "number": "8",+        "name": "SW",+        "type": "power_out",+        "description": "Regulator switching node - source of the internal 80m\u03a9 high-side MOSFET. Connect to the external power inductor. Absolute max -1V to 65V; supports up to 5A continuous output current."+      },+      {+        "number": "9",+        "name": "Thermal Pad",+        "type": "power_in",+        "description": "Exposed die-attach pad for heat dissipation. Electrically must be connected to the GND pin and tied to the PCB ground plane for proper operation and optimized thermal performance (\u03b8ja ~42 \u00b0C/W)."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2202132000_SCT-SCT2650STER_C2840771.pdf",+        "pages": 23,+        "sha256": "ecd15ccc04629605",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 9,+        "described": 9,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "SCT",+      "Package": "ESOP-8",+      "Category": "PMIC",+      "Pins": "9"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "sct2650ster"+  ],+  "discovery_pitch": "SCT2650STER (SCT) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +144,5 @@     "docs/sct2650ster-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file