← Commit history

p24c256b-ssh-mir: restore the component block (pinout + model declarations) from this page's own README and symbol

Ray ·d742a8db08 ·3h ago ·parent 2e4d085
1 file changed +74−1
page.json+74−1
@@ -33,5 +33,78 @@   "author": {     "name": "Ray",     "email": "[email protected]"+  },+  "component": {+    "mpn": "P24C256B-SSH-MIR",+    "manufacturer": "PUYA",+    "package": "SOP-8",+    "pin_count": 8,+    "category": "EEPROM",+    "parts": {+      "symbol": "p24c256b-ssh-mir.kicad_sym",+      "footprint": "p24c256b-ssh-mir.kicad_mod",+      "model_3d": "p24c256b-ssh-mir-etched.glb",+      "model_3d_plain": "p24c256b-ssh-mir.glb",+      "model_3d_step": "p24c256b-ssh-mir-etched.step",+      "model_3d_step_plain": "p24c256b-ssh-mir.step",+      "lbr": "p24c256b-ssh-mir.lbr"+    },+    "pins": [+      {+        "number": "1",+        "name": "E0",+        "type": "input",+        "description": "Device address input bit 0. Hardwired to VCC or VSS to set the chip's I2C slave address (combined with E1/E2 allows up to 8 devices on one bus). Internally pulled down to VSS when left floating."+      },+      {+        "number": "2",+        "name": "E1",+        "type": "input",+        "description": "Device address input bit 1. Hardwired to VCC or VSS to set the chip's I2C slave address (combined with E0/E2 allows up to 8 devices on one bus). Internally pulled down to VSS when left floating."+      },+      {+        "number": "3",+        "name": "E2",+        "type": "input",+        "description": "Device address input bit 2. Hardwired to VCC or VSS to set the chip's I2C slave address (combined with E0/E1 allows up to 8 devices on one bus). Internally pulled down to VSS when left floating."+      },+      {+        "number": "4",+        "name": "VSS",+        "type": "power_in",+        "description": "Ground reference (0 V) for the device."+      },+      {+        "number": "5",+        "name": "SDA",+        "type": "bidirectional",+        "description": "Serial data input/output for the I2C bus. Open-drain output; requires an external pull-up resistor (typical 1.3 kΩ at 2.5-5.5V or 10 kΩ at 1.7V per AC characteristics)."+      },+      {+        "number": "6",+        "name": "SCL",+        "type": "input",+        "description": "Serial clock input for the I2C bus. Data is clocked in on the positive edge and out on the negative edge. Max clock 400 kHz (1.7-2.5V) or 1 MHz (2.5-5.5V)."+      },+      {+        "number": "7",+        "name": "WCB",+        "type": "input",+        "description": "Write Control (active low). Tie to VSS to allow normal write operations; tie to VCC to write-protect the entire memory array. Internally pulled down to VSS when left floating."+      },+      {+        "number": "8",+        "name": "VCC",+        "type": "power_in",+        "description": "Supply voltage input. Operating range 1.7V to 5.5V (M grade); absolute maximum 6.25V. Typical read current 0.2 mA and write current 0.8 mA at 400 kHz."+      }+    ],+    "provenance": {+      "rebuilt": "component block rebuilt 2026-10-05 from this page's own README pinout table and .kicad_sym (pins cross-checked), no re-extraction"+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }   }-}\ No newline at end of file+}