← Commit history

orderable attributes: rebuild .lbr with adom-lbr 2.18.0 so MPN, MANUFACTURER and the distributor part numbers reach <technology> (LCSC_PN C526187). The published library carried no attributes at all, so a BOM had nothing to buy from. Distributor PNs matched on exact MPN AND corroborating manufacturer.

Ray ·19f52f5d35 · ·parent b220293
2 files changed +27−7
me3110am6g.lbr+20−2
@@ -60,6 +60,18 @@   <smd name="4" x="1.1375" y="-0.9500" dx="1.3250" dy="0.6000" layer="1"/>   <smd name="5" x="1.1375" y="-0.0000" dx="1.3250" dy="0.6000" layer="1"/>   <smd name="6" x="1.1375" y="0.9500" dx="1.3250" dy="0.6000" layer="1"/>+  <polygon width="0.1200" layer="21">+    <vertex x="-1.4500" y="1.5100"/>+    <vertex x="-1.6900" y="1.8400"/>+    <vertex x="-1.2100" y="1.8400"/>+  </polygon>+  <polygon width="0.1000" layer="51">+    <vertex x="-0.4000" y="1.4500"/>+    <vertex x="0.8000" y="1.4500"/>+    <vertex x="0.8000" y="-1.4500"/>+    <vertex x="-0.8000" y="-1.4500"/>+    <vertex x="-0.8000" y="1.0500"/>+  </polygon>   <wire x1="-0.9100" y1="1.5600" x2="0.9100" y2="1.5600" width="0.1200" layer="21"/>   <wire x1="-0.9100" y1="1.5100" x2="-0.9100" y2="1.5600" width="0.1200" layer="21"/>   <wire x1="-0.9100" y1="-1.5600" x2="-0.9100" y2="-1.5100" width="0.1200" layer="21"/>@@ -68,7 +80,7 @@   <wire x1="0.9100" y1="-1.5600" x2="-0.9100" y2="-1.5600" width="0.1200" layer="21"/>   <text x="0" y="2.212" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>   <text x="0" y="-2.212" size="1.27" layer="27" align="top-center">&gt;VALUE</text>-<!--adom-pin1--><polygon width="0.0500" layer="21"><vertex x="-1.4500" y="1.5100"/><vertex x="-1.6900" y="1.8400"/><vertex x="-1.2100" y="1.8400"/></polygon></package>+</package> </packages> <symbols> <symbol name="ME3110AM6G">@@ -102,7 +114,13 @@         <connect gate="G$1" pin="VIN" pad="5"/>         <connect gate="G$1" pin="EN" pad="4"/>       </connects>-      <technologies><technology name=""/></technologies>+      <technologies>+        <technology name="">+          <attribute name="MPN" value="ME3110AM6G" constant="no"/>+          <attribute name="MANUFACTURER" value="MICRONE" constant="no"/>+          <attribute name="LCSC_PN" value="C526187" constant="no"/>+        </technology>+      </technologies>     </device>   </devices> </deviceset>
page.json+7−5
@@ -26,13 +26,15 @@       "model_3d_step": "me3110am6g.step",       "lbr": "me3110am6g.lbr"     },-    "distributor_links": {},+    "distributor_links": {+      "lcsc": "C526187"+    },     "pins": [       {         "number": "1",         "name": "BOOT",         "type": "passive",-        "description": "Bootstrap capacitor pin for the high-side NMOS gate driver. Connect a ceramic capacitor of at least 0.1 µF between BOOT and LX. Absolute max V(BOOT-LX) = 6 V; V(BOOT-SW) rated -0.3 to 6 V."+        "description": "Bootstrap capacitor pin for the high-side NMOS gate driver. Connect a ceramic capacitor of at least 0.1 \u00b5F between BOOT and LX. Absolute max V(BOOT-LX) = 6 V; V(BOOT-SW) rated -0.3 to 6 V."       },       {         "number": "2",@@ -44,7 +46,7 @@         "number": "3",         "name": "FB",         "type": "input",-        "description": "Feedback voltage input to the inverting input of the internal error amplifier. Regulates to VREF = 0.6 V (±2%, 0.588-0.612 V). Connect the mid-point of the output resistor divider (e.g. R1/R2) here to set VOUT."+        "description": "Feedback voltage input to the inverting input of the internal error amplifier. Regulates to VREF = 0.6 V (\u00b12%, 0.588-0.612 V). Connect the mid-point of the output resistor divider (e.g. R1/R2) here to set VOUT."       },       {         "number": "4",@@ -56,13 +58,13 @@         "number": "5",         "name": "VIN",         "type": "power_in",-        "description": "Main supply input for the controller and the high-side power switch. Operating range 4.4 V to 18 V; UVLO rising ~4.3 V typ with 0.25 V hysteresis. Decouple with a low-ESR ceramic capacitor (e.g. 47 µF) close to the pin."+        "description": "Main supply input for the controller and the high-side power switch. Operating range 4.4 V to 18 V; UVLO rising ~4.3 V typ with 0.25 V hysteresis. Decouple with a low-ESR ceramic capacitor (e.g. 47 \u00b5F) close to the pin."       },       {         "number": "6",         "name": "LX",         "type": "output",-        "description": "Switch node - drain junction of the internal high-side and low-side NMOS power switches. Connect to the output inductor (typ 3.3 µH, 1.2-6 µH) and serves as the reference for the BOOT capacitor. Rated -0.3 V to 18 V."+        "description": "Switch node - drain junction of the internal high-side and low-side NMOS power switches. Connect to the output inductor (typ 3.3 \u00b5H, 1.2-6 \u00b5H) and serves as the reference for the BOOT capacitor. Rated -0.3 V to 18 V."       }     ],     "provenance": {