← Commit history

mc74act125dr2g: factory component page (tier=mfr)

Ray ·f0363e5e5c · ·parent 3e767a7
1 file changed +152−8
page.json+152−8
@@ -1,13 +1,162 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "mc74act125dr2g",+  "title": "MC74ACT125DR2G",+  "brief": "onsemi Buffer/Driver/Transceiver, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "onsemi Buffer/Driver/Transceiver, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "logic",     "mc74act125dr2g"   ],+  "component": {+    "mpn": "MC74ACT125DR2G",+    "manufacturer": "onsemi",+    "package": "SOIC-14",+    "pin_count": 14,+    "category": "Logic",+    "subcategory": "Buffer/Driver/Transceiver",+    "datasheet": "https://www.onsemi.com/pdf/datasheet/mc74act125-d.pdf",+    "parts": {+      "symbol": "mc74act125dr2g.kicad_sym",+      "footprint": "mc74act125dr2g.kicad_mod",+      "model_3d": "mc74act125dr2g.glb",+      "model_3d_step": "mc74act125dr2g.step",+      "lbr": "mc74act125dr2g.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "~A0",+        "type": "input",+        "description": "Active-low output enable for buffer 0. When low the buffer drives O0 with B0; when high O0 is placed in the high-impedance (3-state) state. TTL-compatible input threshold (VIH >= 2.0 V, VIL <= 0.8 V) with input leakage +/-1 uA max."+      },+      {+        "number": "2",+        "name": "B0",+        "type": "input",+        "description": "Data input for buffer 0. Drives O0 when the corresponding output enable ~A0 is low; ignored (X) when ~A0 is high (output high-Z). TTL-compatible input threshold on the 'ACT variant."+      },+      {+        "number": "3",+        "name": "O0",+        "type": "tri_state",+        "description": "3-state buffered output for channel 0. Follows B0 when ~A0 is low; high-Z when ~A0 is high. Drive capability +/-24 mA at VCC = 4.5 V (IOH/IOL guaranteed limits)."+      },+      {+        "number": "4",+        "name": "~A1",+        "type": "input",+        "description": "Active-low output enable for buffer 1. Low = enable (O1 = B1); high = high-Z output."+      },+      {+        "number": "5",+        "name": "B1",+        "type": "input",+        "description": "Data input for buffer 1. Passed to O1 when ~A1 is low."+      },+      {+        "number": "6",+        "name": "O1",+        "type": "tri_state",+        "description": "3-state buffered output for channel 1. Drives +/-24 mA; high-Z when ~A1 is high."+      },+      {+        "number": "7",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference (0 V) for the device. All input/output voltages are referenced to this pin."+      },+      {+        "number": "8",+        "name": "O3",+        "type": "tri_state",+        "description": "3-state buffered output for channel 3. Follows B3 when ~A3 is low; high-Z when ~A3 is high."+      },+      {+        "number": "9",+        "name": "B3",+        "type": "input",+        "description": "Data input for buffer 3. Passed to O3 when ~A3 is low."+      },+      {+        "number": "10",+        "name": "~A3",+        "type": "input",+        "description": "Active-low output enable for buffer 3. Low = enable (O3 = B3); high = high-Z output."+      },+      {+        "number": "11",+        "name": "O2",+        "type": "tri_state",+        "description": "3-state buffered output for channel 2. Follows B2 when ~A2 is low; high-Z when ~A2 is high."+      },+      {+        "number": "12",+        "name": "B2",+        "type": "input",+        "description": "Data input for buffer 2. Passed to O2 when ~A2 is low."+      },+      {+        "number": "13",+        "name": "~A2",+        "type": "input",+        "description": "Active-low output enable for buffer 2. Low = enable (O2 = B2); high = high-Z output."+      },+      {+        "number": "14",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive supply. Recommended 4.5-5.5 V for the 'ACT variant (absolute max 7.0 V). Bypass with a 0.1 uF ceramic near the pin."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://www.onsemi.com/pdf/datasheet/mc74act125-d.pdf",+        "pages": 8,+        "sha256": "a8b1cd5809fcaf46",+        "source_tier": "mfr"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 14,+        "described": 14,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "onsemi",+      "Package": "SOIC-14",+      "Category": "Logic",+      "Pins": "14"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "mc74act125dr2g"+  ],+  "discovery_pitch": "MC74ACT125DR2G (onsemi) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +174,5 @@     "docs/mc74act125dr2g-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file