← Commit history

Initial commit: component/mc14081bdr2g

Ray ·216d74ff83 ·
2 files changed +90
README.mdadded+56
@@ -0,0 +1,56 @@+# MC14081BDR2G++**onsemi** · Gates · SOIC-14++MC14081BDR2G from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | IN1A | input | Gate A input 1. CMOS logic input, VIL max 1.5 V @ VDD=5 V, VIH min 3.5 V @ VDD=5 V. Unused inputs of AND gates must be tied to VDD. |+| 2 | IN2A | input | Gate A input 2. CMOS logic input paired with IN1A to produce OUTA = IN1A AND IN2A. |+| 3 | OUTA | output | Gate A buffered output. OUTA = IN1A AND IN2A. Capable of driving two low-power TTL loads or one low-power Schottky TTL load over the rated temperature range. |+| 4 | OUTB | output | Gate B buffered output. OUTB = IN1B AND IN2B. |+| 5 | IN1B | input | Gate B input 1. CMOS logic input, paired with IN2B. |+| 6 | IN2B | input | Gate B input 2. CMOS logic input, paired with IN1B. |+| 7 | VSS | power_in | Negative supply / ground reference for the package. All voltages in the datasheet are referenced to VSS. Typically tied to 0 V. |+| 8 | IN1C | input | Gate C input 1. CMOS logic input, paired with IN2C. |+| 9 | IN2C | input | Gate C input 2. CMOS logic input, paired with IN1C. |+| 10 | OUTC | output | Gate C buffered output. OUTC = IN1C AND IN2C. |+| 11 | OUTD | output | Gate D buffered output. OUTD = IN1D AND IN2D. |+| 12 | IN1D | input | Gate D input 1. CMOS logic input, paired with IN2D. |+| 13 | IN2D | input | Gate D input 2. CMOS logic input, paired with IN1D. |+| 14 | VDD | power_in | Positive supply voltage. Operating range 3.0 V to 18 V (absolute max -0.5 V to +18 V referenced to VSS). Bypass with a local decoupling capacitor to VSS. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | onsemi |+| Package | SOIC-14 |+| Category | Logic |+| Pins | 14 |++## Ordering variants++- `MC14081BDR2GD`+- `MC14081BDR2GDR2G`+- `MC14081BDR2GDT`+- `MC14081BDR2GDTR2G`++## CAD (KiCad official)++- Symbol: `MC14081BDR2G`+- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`+- 3D model: SOIC-14 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [onsemi datasheet](https://www.onsemi.com/pdf/datasheet/mc14081b-d.pdf) (11 pp, sha256 `9ca14896296eb906`, retrieved 2026-08-17, tier: manufacturer)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/mc14081bdr2g-datasheet.pdf)
page.jsonadded+34
@@ -0,0 +1,34 @@+{+  "slug": "mc14081bdr2g",+  "version": "0.1.0",+  "type": "component",+  "description": "onsemi Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "mc14081bdr2g"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "mc14081bdr2g.kicad_sym",+    "mc14081bdr2g.kicad_mod",+    "mc14081bdr2g.glb",+    "mc14081bdr2g.step",+    "mc14081bdr2g.lbr",+    "docs/hero.png",+    "docs/mc14081bdr2g-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file