← Commit history

mc14070bdr2g: factory component page (tier=lcsc)

Ray ·dc20e54b6d ·2mo ago ·parent ac79ad6
1 file changed +152−8
page.json+152−8
@@ -1,13 +1,162 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "mc14070bdr2g",+  "title": "MC14070BDR2G",+  "brief": "onsemi Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "onsemi Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "logic",     "mc14070bdr2g"   ],+  "component": {+    "mpn": "MC14070BDR2G",+    "manufacturer": "onsemi",+    "package": "SOIC-14",+    "pin_count": 14,+    "category": "Logic",+    "subcategory": "Gates",+    "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2003121732_onsemi-MC14070BDR2G_C274657.pdf",+    "parts": {+      "symbol": "mc14070bdr2g.kicad_sym",+      "footprint": "mc14070bdr2g.kicad_mod",+      "model_3d": "mc14070bdr2g.glb",+      "model_3d_step": "mc14070bdr2g.step",+      "lbr": "mc14070bdr2g.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "IN1A",+        "type": "input",+        "description": "Gate A input 1. CMOS logic input to XOR gate A; VIL/VIH scale with VDD (e.g. at VDD=5V, VIL<=1.5V, VIH>=3.5V). Double-diode protected to VSS and VDD."+      },+      {+        "number": "2",+        "name": "IN2A",+        "type": "input",+        "description": "Gate A input 2. CMOS logic input to XOR gate A; paired with IN1A. Double-diode input protection."+      },+      {+        "number": "3",+        "name": "OUTA",+        "type": "output",+        "description": "Gate A buffered output. XOR of IN1A and IN2A. Sources/sinks TTL-compatible drive (e.g. IOL >= 0.51 mA at VDD=5V, VOL=0.4V)."+      },+      {+        "number": "4",+        "name": "OUTB",+        "type": "output",+        "description": "Gate B buffered output. XOR of IN1B and IN2B. CMOS full-rail output (VOH within 0.05V of VDD, VOL within 0.05V of VSS unloaded)."+      },+      {+        "number": "5",+        "name": "IN1B",+        "type": "input",+        "description": "Gate B input 1. CMOS logic input to XOR gate B. Unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "6",+        "name": "IN2B",+        "type": "input",+        "description": "Gate B input 2. CMOS logic input to XOR gate B; paired with IN1B."+      },+      {+        "number": "7",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative supply / ground reference. All input and output voltages are referenced to VSS. Typically tied to 0 V (0 to -18 V relative to VDD)."+      },+      {+        "number": "8",+        "name": "IN1C",+        "type": "input",+        "description": "Gate C input 1. CMOS logic input to XOR gate C."+      },+      {+        "number": "9",+        "name": "IN2C",+        "type": "input",+        "description": "Gate C input 2. CMOS logic input to XOR gate C; paired with IN1C."+      },+      {+        "number": "10",+        "name": "OUTC",+        "type": "output",+        "description": "Gate C buffered output. XOR of IN1C and IN2C."+      },+      {+        "number": "11",+        "name": "OUTD",+        "type": "output",+        "description": "Gate D buffered output. XOR of IN1D and IN2D."+      },+      {+        "number": "12",+        "name": "IN1D",+        "type": "input",+        "description": "Gate D input 1. CMOS logic input to XOR gate D."+      },+      {+        "number": "13",+        "name": "IN2D",+        "type": "input",+        "description": "Gate D input 2. CMOS logic input to XOR gate D; paired with IN1D."+      },+      {+        "number": "14",+        "name": "VDD",+        "type": "power_in",+        "description": "Positive supply. Operating range 3.0 to 18 Vdc (absolute max -0.5 to +18 V). Decouple locally to VSS."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2003121732_onsemi-MC14070BDR2G_C274657.pdf",+        "pages": 5,+        "sha256": "ff067a2348c14f92",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 14,+        "described": 14,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "onsemi",+      "Package": "SOIC-14",+      "Category": "Logic",+      "Pins": "14"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "mc14070bdr2g"+  ],+  "discovery_pitch": "MC14070BDR2G (onsemi) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +174,5 @@     "docs/mc14070bdr2g-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file